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SUMMARY
Fabrication technology, based on MEMS processes, for constructing components for use
in switched-mode power supplies are developed and presented. Capacitors, magnetic cores, and
inductors based on sacrificial multilayer electroplating are designed, fabricated, and characterized.
A coherent set of microfabrication processes based on sacrificial multilayer electroplating followed
by a selective, sacrificial etch is utilized and extended.
Construction of capacitors using this technique leverages its intrinsic ability to produce high
surface area structures, creating a path to very high-density capacitors. Its capability of producing
very thin layers of magnetic alloys is used to create magnetic cores with reduced eddy current losses.
This technique can enable radical performance improvements in power magnetics devices as
well. Although magnetic alloys offer high saturation density and low hysteresis losses, eddy cur-
rent losses remain as a critical obstacle to the employment of these materials in high-speed power
converters. By demonstrating that sacrificial multilayer electroplating offers a reliable method for
controlling eddy current losses, this work demonstrates a path to bringing the natural benefits of
magnetic alloys to bear in power electronics systems.
Accordingly, highly laminated magnetics cores are fabricated and used to build power induc-
tors. In-depth characterization of the produced inductors is presented to confirm this improvement.
As well, the demonstration of the produced inductors in DC/DC converters at high frequencies is
presented.
Initial work addressing the top-down development of a fully-integrated DC/DC converter is pre-
sented. This work focuses on the integration of an advanced power inductor on a silicon substrate,
along with provisions for substrate contact as well as performance optimization.
Supporting results detailing the advancement of the core process of sacrificial multilayer elec-
troplating are presented. These results focus primarily on the development of a second-generation
automated multilayer electroplating system, as well as on experiential learning and practical packag-
ing of the microfabricated structures. The combination of these advances allowed for the sacrificial
xvii
multilayer electroplating process to be extended to produce structures not only with thinner layers
than previous results, but also larger total thicknesses.
The initial application of the advanced sacrificial multilayer plating process to produce mi-
crofabricated capacitors is presented. These capacitors, which achieved in excess of 1.5 nF/mm2
capacitance density, served both to confirm the ability of the process to produce high surface area
structures as well as demonstrate its feasibility for producing high density capacitors.
Next, the fabrication of highly-laminated magnetic cores and power inductors based on sacrifi-
cial multilayer electroplating is presented, along with the design and development of a system for
characterizing inductor behavior at high-frequency, high-flux conditions. Experimental results for
devices of a number of lamination thicknesses are presented and analyzed, and a trend of suppressed
eddy current loss is demonstrated.
Finally, the design and operation of DC/DC converters built around these highly-laminated-core
inductors are presented. Both buck and boost topologies were implemented and operated from 2
MHz to 6 MHz. For comparison, an off-the-shelf ferrite inductor was also used in place of the
laminated-core inductors. While the ferrite inductor dissipated less power than the microfabricated
inductors, its magnetic core was also drastically larger than that of the microfabricated inductors.
The principal contributions of this work are: the demonstration of a MEMS-based microfab-
rication process for the fabrication of both inductors and capacitors; the advancement of this mi-
crofabrication process; and the ability of this microfabrication process to produce inductors with





The marvels of modern electronics depend every bit as much upon power supplies as they do upon
microprocessors, optical displays, and nonvolatile memories. However, the former are not as widely
researched the latter, in large part because power converters generally do not play a large role in
determining overall system performance. This has resulted in power electronics receiving consid-
erably less design, fabrication, and packaging research attention than the other, more outwardly
visible system components have.
This arrangement is economically sound, but it is bound for change nonetheless. Two continuing
trends in the electronics industry – mobility and energy efficiency – are now exerting major pressure
on power converters. Responses to this pressure have come from circuit design innovations like
soft switching and multiphase topologies, or from advances derived from mainstream electronics,
chiefly in the form of faster power transistors and more powerful control circuits.
More radical solutions, namely advanced power systems packaging and power passive compo-
nents fabrication, bear the mark of this history; they are only weakly accommodated by conventional
packaging research, and power electronics-specific approaches are few in number. But, such radical
solutions may one day become necessary for supporting continued advances in power electronics
circuitry, if not for meeting overall electronics system size, weight, and efficiency demands.
Even if progress in power electronics is not critically slowed by limited innovation in pack-
aging and components, modern electronics can benefit substantially from improved power elec-
tronics integration. Certainly, many conventional techniques for achieving smaller size or higher
efficiency, such as soft switching or faster switching, could be facilitated by the reduced parasitics
and electromagnetic interference (EMI) that fully integrated power passives would provide. As
well, microfabrication-based packaging approaches are very apt to favor planar constructions, as
opposed to the cubic and cylindrical constructions found in conventional discrete power magnetics
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and capacitors. This will better match form factor demands not only of other circuit boards within
the system but also of the entire system.
This document presents research directed to address the relative lack of power electronics pack-
aging platforms. The essence of the approach is to bring to bear the rapidly growing body of fabrica-
tion knowledge found in the field of microelectromechanical systems (MEMS) upon this problem.
Previous, proven research results in micromagnetics and high-speed microfabricated magnetic cores
are extended and adapted to meet the practical needs of advanced power converters.
1.2 History
1.2.1 The Evolution of Power Converters
As the “Electric Age” debuted at the turn of the 20th century, power converters – systems to con-
vert electricity from one form to another – were not required. Early power distribution grids were
well-tuned to the loads they served, not only as a consequence of electricity’s narrow application
domain at the time – lights and motors – but also a consequence of electricity providers’ vigorous
competition. In many ways, the power grid as it now exists was specified by the needs of elec-
tricity’s first end users. For instance, multi-phase AC distribution saw adoption not because of its
large-scale efficiency savings, but because the first robustly self-starting motors required two or
more phases.[43]
Inevitably, devices and uses for electricity came about which required power in forms that the
contemporary grid could not provide, and the need for power converters thus materialized. An
example of this was incandescent light bulbs. When powered by 25 Hz AC electricity, the bulbs
produced a visible flicker. The solution to this problem, a motor with a directly coupled DC gener-
ator, can be considered as one of the first widely-adopted power converter applications.
Figure 1 shows the main eras of power electronics. With each new generation of devices, and
each new era, fundamentally differing power supply needs were presented. Transformers were
deployed relatively early within the power grid, and have stood until only recent decades as the
primary means for AC/AC power conversion. The shift from magnetic amplifiers, fundamentally
AC devices, to vacuum tubes, fundamentally DC devices, drove a pronounced increase in demand




Figure 2: Operating Frequency and Power for Electronics Systems[3]
• critically slow progress in battery energy densities, requiring ultra-efficient battery-sourced
converters,
• growing energy costs, leading to regulations requiring more efficient conversion,
stand out, while the more pronounced aspects of the latter include
• digital integrated circuits (ICs) moving towards low-voltage, high-current supply rails, pro-
jected to approach 0.8 V and 200 A by 2012,
• widely diverging supply rails within a single system, often including 1.5 V and lower for pro-
cessors, 3.3 V and 5 V for interface logic, higher voltages for flash memories, and potentially
much higher voltages for displays, and
• continuing shrinkage of electronics systems, to the point that the power supply contributes an
“application-killing” quantity of size and weight.
1.3 MEMS Microfabrication for Power Electronics
1.3.1 MEMS Microfabrication Processes
1.3.1.1 Thick polymer films
Driven in large part by the electronics packaging industry, photoresists that can be spun into thick
layers and patterned with high aspect ratios are under continuous development. Examples include
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Shipley SPR20 [41] and Futurrex NR-21 [18] The distinct advantage of photoresists for formation
of thick polymer films is the relative ease which with they can be removed. Alternative thick-film
materials, such as SU-8 or polyimide, are very difficult to remove.
In addition to photoresists, other polymer materials can be used to create and pattern thick films.
Common examples include Microchem’s UV-patternable epoxy SU-8 and any of a wide variety of
photosensitive polyimides. These materials can enable thicker structures and higher aspect ratios
than are generally achievable with photoresist films. [51]
LIGA, a German-language acronym for Lithographie (photolithography), Galvanoformung (elec-
troplating) and Abformung (molding), is a well-known MEMS fabrication process. LIGA relies not
only on thick, high-aspect ratio polymer processing – exposure of PMMA photoresist with X-ray
radiation – but also on electrodeposition through the resulting PMMA layer. [19]
1.3.1.2 Structural electrodeposition
Structures with microscale features can be formed through the electrodeposition of metal, as is done
in LIGA. Electrodeposition can be electroless, in which metal deposits spontaneously onto a seed
layer from solution, or electrolytic, in which an external source of electricity is connected between
the solution and the seed layer to drive the deposition reaction forward. Popular electrodeposited
materials include copper, nickel, silver, chromium, and gold, and alloys of these with other metals
including iron, cobalt, tin, lead, and zinc.[20]
Electrodeposition is typically done with a photoresist plating mold, although other polymers or
even silicon can be used as a plating mold. Figure 3 illustrates this process. The partially removed
mold was not a photopatterned polymer, but a laser-drilled polymer layer.
1.3.1.3 Sacrificial Release
Sacrificial release is a venerable MEMS fabrication processes, used to achieve free-standing struc-
tures. The essential process is illustrated in Figure 4. Sacrificial release processes of one form or
another are used in virtually all MEMS fabrication processes. From this wide variety of practical
applications, a number of generic needs and challenges can be identified. [21]
Sacrificial Material Systems
The materials that can be used in a sacrificial release process are subject to certain constraints.
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Figure 3: Micromachining Based on Electrodeposition. The pillars are formed by electrodeposition












blank substrate deposition & patterning of
structural material A
deposition & patterning of
sacrificial material
Figure 4: Generic sacrificial release process. Layers are sequentially deposited onto a substrate,
followed by the removal of selected intervening layers. Typically the selective removal is accom-
plished by chemically selective etch processes.
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Figure 4 suggests the principal ones. First, the structural and sacrificial materials must be com-
patible in that they can be deposited atop one another. Each deposition process imposes its own
thermal budget, handling requirements, and chemical environment that preceding layers may not be
compatible with. As well, there can be considerable practical advantage in being able to deposit
all materials with the same equipment. For instance, if all three materials in Figure 4 are deposited
by the same PECVD system, the entire unreleased structure can be formed from a single run of
the PECVD machine. The second major constraint on sacrificial release material systems is that
a robust sacrificial etchant, capable of removing the sacrificial material(s) without damaging the
structural material(s), must be available. Accordingly, the etchant must be considered as an integral
part of the material system.
A large number of material systems have been identified: SiN/Si/KOH, Si/SiOx/HF, and met-
al/photoresist/acetone
Sacrificial Etch Mass Transport
The sacrificial etch step, particularly the removal of the sacrificial material, imposes some fab-
rication challenges that are not strongly dependent on the material system in use. One of these is
the difficulty of transporting chemical reactants to and from the reaction sites. This is alleviated by
the inclusion of etch holes throughout the released structure. These essentially enforce a maximum
distance that reactants must travel.
Another approach to solving this issue is the use of vapor (gas-phase) etchants. In particular,
vapor-phase HF for the sacrificial removal of silicon dioxide is very effective.
Stiction Control
A major difficulty with sacrificial release processes is the phenomenon known as stiction. Stic-
tion, illustrated in Figure 5, is the permanent collapse of the void created by the removal of the
sacrificial material. Typically, this collapse is brought on and sustained not by gravity or any bulk
forces, but rather by adhesive forces. In the case of wet sacrificial etches, the combination of ad-
hesion between the released structure and whatever liquid remains in the sacrificial void after the
etch – generally a rinse solvent – and the surface tension (self-adhesion) of the liquid initiates the
collapse. Adhesion between the structure’s surfaces perpetuates the collapse.











Figure 5: Stiction in sacrificial oxide etch [19]
composition of the liquid through the addition of other, miscible liquids, which then diffuse into the
sacrificial void. In this manner, a higher-tension liquid such as water can be largely replaced by a
lower-tension solvent such as methanol, to facilitate the subsequent drying step.
The physical behavior of the final rinse liquid can be modified in a number of ways to help
avoid stiction. The liquid can be frozen and removed by sublimation; this removes the action of the
liquid’s surface tension. Alternatively, supercritical drying, where a gas such as CO2 is brought to a
supercritical phase and circulated, can be used to remove the remaining solvent without imparting
the forces that would be created by evaporation of the liquid.
Another approach to stiction control involves modification of the structural surfaces themselves.
So-called “anti-stiction bumps” prevent contact between structural surfaces over a large area. As
well, low-adhesion coatings can be applied to the structural surfaces so that any contact that does
occur entails less stress. [19]
1.3.1.4 CMOS Integration
Synergistic Combination
MEMS fabrication techniques generally offer two compelling advantages in terms of commer-
cialization. First, they are often based primarily on batch-oriented processes, not only promising
the economies of scale that have defined the dynamics of the CMOS industry, but also allowing a
great deal of cost insensitivity across a given device’s design space.
Second, MEMS processes are typically highly compatible with silicon wafer substrates practi-
cally identical to the ones used in CMOS integrated circuit manufacture. This enables MEMS wafer
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foundries to take advantage of the well-developed semiconductor capital equipment markets, reduc-
ing the scope of the required custom tool development and allowing effective use of the relatively
immense body of knowledge and experience that has come from decades of CMOS development
and manufacture.
Each of these two advantages stem from the historical development of MEMS as an outgrowth
of integrated circuits. They can, in fact, deliver even greater benefits if a MEMS fabrication flow can
be merged with CMOS fabrication flow, producing at the end a wafer with fully-integrated CMOS
and MEMS structures. In addition to enabling new types of CMOS-MEMS hybrid platforms and
allowing interconnect with minimized parasitics, such process integration can also potentially yield
enormous cost savings.
Tautologically, the compatibility between CMOS and MEMS fabrication processes depends
on both processes. Practically, CMOS foundries do not offer a great array of options to achieve
compatibility with MEMS fabrication. This is due not only to the numerous challenges intrinsic in
producing modern ICs, but also due to the relatively small size of the market for CMOS-MEMS
devices, relative to the market for CMOS-only (i.e. normal ICs) devices.
Post-CMOS MEMS Integration
There are a number of ways in which it is possible to perform the merging of the MEMS and
CMOS fabrication flows, but they can be classified according to the chronological ordering of the
two flows, engendering the three self-explanatory terms Pre-CMOS, Intra-CMOS, and Post-CMOS
integration of MEMS processing. [9]
However, the CMOS fabrication flow makes Post-CMOS integration the most practical. CMOS
fabrication imposes very high thermal budgets, with diffusion and oxidation processes that easily
approach 1000 C. Many MEMS materials, particularly metal films and polymers, simply cannot
tolerate the CMOS thermal budget. As well, planarization requirements for CMOS fabrication, due
to lithographic systems that sacrifice depth-of-focus in favor of greater resolution, can also preclude
the prior use of substantial micromachining steps.
Correspondingly, in this research, the vision of Post-CMOS integration is pursued. This requires
the observation of a thermal budget of approximately 400 C, and the use of processes that would
be chemically compatible with typical CMOS passivation materials. Fortunately, this is readily
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achievable with the processing presented in this thesis, all of which occurs at less than 250 C, and
involves only weak wet etch (ex. 1:49 HF:water) treatments.
Most importantly, the targeting of Post-CMOS integration enables the ultimate integration of
the presented devices onto finished CMOS wafers, at the wafer level, to produce fully-integrated,
single-chip power converters.
1.3.2 Integrated Power Systems
Using the processes presented in the previous section, the implementation of fully-integrated power
converters and, more generally, power management systems, has been achieved. The maturity and
robustness of these microfabrication processes, as well as proven techniques for fabrication of the
components within the power systems, play a central role in their success.










Figure 6: Integrated DC/DC Converter for Wireless Sensor Nodes.[27]
Figure 6 shows one such system, a single-chip DC/DC converter running at 15 MHz, incorpo-
rating a 1 to 4 µH inductor, 100 nF capacitors, a CMOS circuit fabricated with a 0.35 µm process,
and achieving an efficiency of over 65 %. Silicon-based polymer and electroplating techniques were
used to achieve the full integration of the separately- processed inductor and IC substrates. As well,
as suggested by the inductor cross-section in Figure 6, a complex sequence of microfabrication steps
was required to fabricate the inductor. [27]
Another example of successful, microfabrication-based power system integration is shown in
Figure 7. In [14], a switched-capacitor power converter is integrated with a single-walled car-
bon nanotube (SWNT)-based supercapacitor to provide comprehensive power support as might
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system schematicsystem implementation
Figure 7: Integrated Power Storage and Conversion System[14]
be needed by a microharvester-powered wireless sensor node. Not only are thick-regime, low-
temperature insulator and electroplating steps used to achieve effective system integration, but a
nanofabricated energy storage component – the SWNT supercapacitor – plays a central role in the
practical importance of the system.
Figure 8: Isolating, all-MEMS Power Converter [25]
Less conventional examples of a fully-integrated power converters are found in [47] and [25].
Each of these patented devices implements DC/DC power conversion in a single microdevice that
carries out electrical-to-mechanical and subsequent mechanical-to-electrical conversion. While a
pair of co-fabricated, engaged rotary machines are used in [47], a resonant, flexure spring-mounted
boss is used in [25]. Both of these applications are based on the extensive use of standard bulk and
surface micromachining processes.
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1.3.3 Microfabricated Power Components
1.3.3.1 Integrated Passive Electronics Modules
Even in cases where full system integration is not easily reached, microfabrication-based fabrication
of individual components and multi-component modules can still deliver great benefit.
1 kW DC/DC IPEM-based converterIPEM construction
Figure 9: Integrated passive electronics modules (IPEMs) generic construction[73] and application
in 1 kW DC/DC converter [36])
The integrated passive electronics module (IPEM) approach to system integration, exempli-
fied in [36], simultaneously creates a number of practical advantages, and is enabled by existing
microscale fabrication processes. An IPEM consists of any number of co-fabricated passive com-
ponents, and is typically fabricated with a low-temperature co-fired ceramic (LTCC) multilayer
process. This approach delivers the standard integration benefits of reduced component costs, fa-
cilitated system assembly, and improved interconnect parasitics. However, one of its particular
advantages is that it implements the grouping of components with similar thermal needs, and the
ceramic substrate, with its high thermal conductivity, facilitates the removal of heat.
Remarkably as well, the LTCC-based IPEM approach enables the practical deployment of new
types of passive networks, which can in turn potentially enable new types of system architectures.
One such passive network is the LCT (inductor- capacitor-transformer) module, shown in [32]. This
type of module is used in high-efficiency, quasi-resonant power conversion circuits such as LLC and
LCC circuits, and can be seen as an enabling technology for these advanced designs.
1.3.3.2 PCB-based Integration
Even well-studied system integration approaches such as printed circuit boards (PCBs) and other
printed-circuit interconnect technology can be leveraged in new, power electronics-centric ways.
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Figure 10: LCT Module Construction (exploded)[32]
Figure 11: PCB-wound Planar Magnetics[60]
13
Planar magnetics, illustrated in [60] are now widely used in commercial power converters [61].
In planar magnetics, PCB traces form the coils of magnetic devices such as inductors and trans-
formers, and the magnetic cores are assembled about the PCB coil structures.
(b) system schematic
(a) magnetics integration
(c) magnetics implementation (d) system implementation
Figure 12: Matrix-Integrated Magnetics [12]
The planar magnetics approach has been extended to create new devices, as well as new cir-
cuit topologies, in the matrix-integrated magnetics approach. In this miniaturization-minded re-
search, a regular fabric (matrix) of magnetic structures is envisioned, with PCB coils providing the
application-specific configuration of the magnetic circuits.
In the first place, this approach would justify the large-volume production of magnetic cores
in the appropriate matrix configurations. This would deliver concomitant economies of scale in
the manufacture of the cores, as well as the assembly of the converters. This approach, given a
suitable body of knowledge about the corresponding converter circuits, could be scaled, even across
fabrication technologies.
The in-place fabrication of components during PCB manufacture is also a widely followed ap-
proach to improved power electronics integration. In [35], shown in Figure 13, an extra sequence
of steps is added to the processing of the outer layers of a PCB to add passive components. These
passive components are significantly thinner than the PCB’s dielectric layers, and this work demon-
strated that this can be distinctly advantageous, if a suitable integration process is available.
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Figure 13: PCB-embedded Capacitors[35]
The thin capacitors enable the achievement of high capacitance densities, as needed power sup-
ply filtering. The thin resistors enable the use of high-conductivity resistive materials, so that low-
range resistors can be produced with laterally compact dimensions. Finally, the large difference in
thickness between the passive components and the PCB dielectric facilitates the photopatterning,
etching, and plating of the outer copper traces; thicker passives might produce nonplanarities in the
outer surfaces, on which patterned copper films must be created.
Figure 14: Comprehensive PCB-Integrated Passives Platform[69]
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Figure 14 shows a more comprehensive approach to PCB-embedded passives. In this work,
magnetic core materials are provided for, enabling the incorporation of high-density magnetic de-
vices.
1.4 Contributions of This Work
The research and development presented in this thesis falls well into line with this process-oriented,
bottom-up pursuit of higher-performance, better-integrated power systems.
1.4.1 MEMS-based Process for Power Electronics
The microfabrication process of sacrificial multilayer electroplating is further developed in this
work, specifically for practical use in power system packaging. This advanced process serves as
the basis for the devices produced herein, as well as to establish the great potential of its future
applications.
1.4.2 Microfabricated Power Components
The primary point of demonstrated impact for the sacrificial multilayer plating process is in the
creation of high-performance devices for power electronic applications. A high-density capacitor as
well as highly-laminated, high-speed magnetic cores were produces. These two component classes
typically furnish not only the majority of the size and weight of power conversion systems, but also
the largest integration challenges.
1.4.3 Deployment into Power Converters
The demonstration of these devices in high-efficiency power converters is important not only as an
ultimate verification of their functionality, but also as a basis from which more advanced integration
methods can be pursued in future work.
1.5 About this Thesis
This thesis is organized into six chapters. The relationships between these chapters, as well as sig-
nificant auxiliary work, is shown in Figure 15. Chapter 1 presents a history of the field, a motivation
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sacrificial multilayer plating process
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use of cores in power inductors & 
operation in DC/DC converters
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Figure 15: Conceptual Map of this Thesis. The work detailed in Chapter 3 enabled the concrete
developments presented in Chapters 4,5, and 6
Chapter 2 presents the fabrication and characterization of an integrated power inductor. This
work is conceptually important, as it shows the viability of a high-efficiency, single-die DC/DC
converter based on the same magnetic materials used in later work. As well, it was the vehicle for
the development of a substantial body of practical knowledge related to the integration of microfab-
ricated components into power converters.
Chapter 3 presents the chief advances and results in the continued refinement of the sacrificial
multilayer plating process. This includes not only an account of the difficulties encountered and
the solutions developed accordingly, but also a review of competing approaches and a brief expo-
sition of potential future applications for this promising technology. This topic also encapsulates
the development of an advanced robotic multilayer electroplating system, which is discussed more
comprehensively in Appendix C.
The initial application of the newly advanced sacrificial multilayer plating process, a high-
density on-silicon capacitor, is presented in Chapter 4. This device proved the effectiveness of
17
the fabrication flow at producing high surface areas. It also establishes the potential for future on-
chip integration of filter capacitors to complement the integration of inductors, producing a truly
self-contained single-chip DC/DC converter. Appendix A provides some supporting mathematical
results that are used in the calculations in this chapter, as well as in Chapter 5.
The development, fabrication, and characterization of submicron-laminated magnetic cores, the
most substantial application of the sacrificial multilayer plating process, are presented in Chapter 5.
The characterization of the cores entailed the development of a complex characterization system, as
well as the marshaling of substantial a mathematical framework; this is all covered in Appendix B.
Chapter 6 presents the ultimate step in demonstrating the value of this research: the operation
of the submicron-laminated cores in high-frequency SMPSs. The design of the inductors and power




This chapter presents the fabrication, characterization, and in-system operation of a microfabricated
power inductor. A general background on inductors is presented first, followed by details of the
device’s design and fabrication. Finally, the device-level characterization and system-level charac-
terization of the device is presented.
2.1 Background
2.1.1 Inductor Theory
An inductor is one of the fundamental lumped two-terminal electrical components. It generates a
voltage v (t) that is proportional to the time derivative of its current i (t) by its inductance L:




This definition covers only behavior at the inductor’s terminals, allowing for any conceivable im-
plementation, utilizing any electronic or physical means.
2.1.1.1 Electromagnetic Induction
However, in practice, inductors are typically implemented based solely on electromagnetic trans-
duction. The electromagnetic transduction pathway that creates inductive behavior is the same in
all such inductors, and is described precisely by Maxwell’s equations. An electrical current ~J gives
rise to a magnetic field according to a spatially-distributed magnetic field ~H:
~∇ × ~H = ~J (2)
This magnetic field ~H drives a magnetic flux ~B according to the constitutive relation
~B = µ ~H (3)
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and the magnetic flux ~B, as it changes over time, creates an electric field ~E according to Faraday’s
Law
~∇ × ~E = −∂B
∂t
(4)




~E · d~s (5)
creates a potential difference, or voltage, V .
For purposes of modeling inductive behavior, the preceding development implies solving for
the magnetic and electric field distributions at each instant in time. While this is the approach
used in numerical simulation programs such as HFSS (http://www.ansys.com/hfss), it is unwieldy
for manual analysis and design guidance. A useful approximation can be reached by taking into
account the fact that, in many cases where inductance is a principal concern, the conductor forms a
virtually closed path. In fact, the conductor typically makes many passes around approximately the
same closed path; each pass is referred to as a turn, and the collection of turns is referred to as a coil
[66].
Revisiting Equation 4 with this closed loop in mind, Stokes’ Law can be applied to yield
∮
P1




~B · d ~A (6)
where the contour integral is evaluated along the path of a single turn P1, and the area integral is
evaluated over the path’s interior area A. Meanwhile, the terminal voltage v, as given in Equation 5,








~E · d~s (8)
(9)




~B · d ~A (10)
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This transduction pathway acts any place where current is flowing, but a variety of analytical con-
structions are used to model inductance in different cases.
2.1.1.2 Self Inductance of a Straight Conductor
An isolated conductor will develop a voltage fluctuation due to changes in the current in carries;
thus, it is said to exhibit self inductance. In this case, the magnetic field responsible for the induc-
tance is located in the space immediately surrounding the wire. By Ampere’s Law, the intensity
of the magnetic field is symmetric about the conductor’s axis, and varies inversely with distance
from the conductor. In the case of a straight, cylindrical the magnetic field developed has a simple
structure. This allows systematic evaluation of the conductor’s self-inductance. For a cylindrical
























, l >> r and µR = 1 (14)
, where µR is the relative magnetic permeability, L is in nanohenries, l and r are in centimeters.
For conductors with rectangular cross section, calculation of self-inductance is more compli-
cated, but closed-form expressions are still available. For a straight conductor with rectangular
























, l >> r and µR = 1 (16)
where L is in nanohenries and l, a, and b are in centimeters.
2.1.1.3 Mutual Inductance of Parallel Conductors
Similarly, if two conductors are located relatively close to one another, the magnetic field generated
by one conductor’s current can affect both conductors. Specifically, a change in the current of either
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conductor will generate a voltage fluctuation in both conductors. In this case, the mathematical

























where i1 and v1 are the current and voltage in one conductor, i2 and v2 are the current and voltage in
the other conductor, L1 and L2 are the self-inductances of each conductor, and Lm is said to be the
the mutual inductance between the conductors.































where l is the length of the conductors in and DG is the geometric mean distance between the
conductors, in cm. The sign of the mutual inductance is positive if the two conductors’ currents are
flowing in the same direction, and negative otherwise. DG is approximately equal to the spacing
between conductor centers, but also incorporates geometric effects in cases where the conductors’
widths occupy a significant portion of the distance between their centers [23].
The mutual inductance expression in Equation 18 and the self-inductance expression in Equa-
tion 15 can be combined to accurately estimate the inductance of a planar spiral inductor. This
is accomplished by dividing the inductor up into a number of segments and summing, across all
segments and all combinations of two segments, the self-inductance and mutual inductance, respec-
tively.
2.1.1.4 Magnetic Circuits
The previous discussion applies to cases where conductors are surrounded by free space (i.e. µR
= 1), and carefully accounts for geometric effects. However, in cases where the conductors are
interlinked with high-permeability magnetic material, there is another approach to modeling of
magnetic devices that allows straightforward analysis.
In this approach, illustrated in Figure 16, the magnetic fields are assumed to be confined within
the magnetic material, forming a mostly-closed path, known as a magnetic circuit. The geometry



















Figure 16: Generic magnetic circuit. A coil with N turns and current i creates a flux Φ that is
distributed across the circuit’s cross section AC . [66]
enabled create a precise mapping of the magnetic system to an equivalent electrical circuit. Voltage
is mapped to magnetmotive force, MMF, which can arise either from a current i in a winding with





H · dl = i (19)
then transforms into Kirchoff’s Voltage Law (
∑
V = 0 for any closed loop within the circuit). Like-
wise, Gauss’s Law (
∫
V
B · dA = 0) is transformed into Kirchoff’s Current Law (
∑
i = 0 at any node
in the circuit). The articulated set of linear relationships between dynamic quantites such as current,
flux, field intensity, and voltage are merged into a single quantity, reluctance (R in Figure 16, which





where l is the path length and AC is the cross-section area. With these transformations applied, rel-
atively complex magnetic circuit structures may be analyzed using simple, familiar circuit analysis.
[66].
Note that the inductor presented in this chapter, due to its unique structure, would require an
analysis combining elements of magnetic circuit modeling as well as free-space coupling between
parallel conductors. Detailed modeling of this inductor was not undertaken, but the above results
provide a qualitative understanding of its behavior and a basis for comparing relative performance
of the different device designs.
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2.1.2 Switching Power Supplies
The inductor presented in this chapter, as well as the inductors in Chapter 5 and the capacitors in
Chapter 4 are treated with respect to their potential application in power converters. In particular,
these components are designed and evaluated relative to the demands of switched-mode power
supplies (SMPSs). SMPSs provide conversion from an input power source to an output power
source based on the combination of
• very fast modulation of internal voltages and currents, using electrically-controlled switches,
such as MOSFETs and IGBTs, and
• subsequent removal of high-frequency modulation artifacts using substantial energy-storage
components such as inductors and capacitors.
There are a large number of topologies that implement this combination of techniques. While only
the most basic SMPS topologies were explored in this thesis, there are a small number of design
concerns that are common across the vast majority of SMPS designs.
2.1.2.1 Common Design Goals
Most importantly, the SMPS’s conversion efficiency, defined as the output power divided by the
input power, must be maximized. This is not only because of a fundamental desire to minimize
wasted energy (particularly in battery-powered systems), but also because any power wasted within
a SMPS is heat that the system must then dissipate.
There are many mechanisms for power loss within a SMPS, including switching loss due to
the finite transition time of the electrically-controlled switches and conduction loss in the wires and
traces constituting the system. However, power dissipation internal to the energy-storage compo-
nents used to filter out the modulation artifacts can easily dominate the total system loss. While
circuit-domain solutions such as high-capacity MOSFET gate drivers or simply widened copper
traces can alleviate the former loss sources, addressing filter component losses requires engineering
of the energy storage materials (ex. magnetic core or capacitor dielectric) and/or optimization of the
devices’ internal structures. [72].
24
Another common goal in SMPS design is to minimize system size. This is generally accom-
plished by properly sizing circuit components to the required voltage and current levels. However,
increasing the SMPS’s switching frequency is an additional way to decrease system size. Increas-
ing the frequency of the modulation artifacts reduces the capacity of the energy storage components
needed to attenuate them. Increasing the switching frequency also allows the SMPS to respond
more quickly to changes in output loading. However, increasing the switching frequency typically











Figure 17: Buck converter circuit, showing an implementation with a synchronous power pole. [26]
One of the simplest SMPS topologies is the buck converter. The basic circuit of a buck converter
is shown in Figure 17. A power pole is used to switch one terminal of the inductor L between Vin
and ground. The inductor’s other terminal is connected to the SMPS output. The inductor and the
capacitor act as an LC filter which attenuates the AC components of the switched-node voltage,
delivering only the DC component to the output. Note that this type of converter is only capable of
delivering an output voltage that is less than the input voltage.
While the switched node voltage is at Vin, the inductor is being charged, and its current increases
at a rate equal to (Vin − Vout) /L. When the switched node voltage is at ground, the inductor’s current
decreases at a rate equal to Vout/L. This dynamic behavior is shown in Figure 18. It can be seen
that the current ripple ∆iL is determined, to a first order, by the input and output voltages and the
inductance L. This current ripple, in turn, is a primary determinant of the output voltage ripple.
2.1.2.3 Distributed Power Conversion
The importance of miniaturizing power converters, as targeted with this work, is emphasized with

























Figure 18: Buck converter waveforms, showing the voltage and current through the inductor. The
assumption is made that the output voltage VO remains constant, so that the switched-node voltage
waveform is identical to the inductor voltage waveform, except for a DC offset equal to VO. after
[26]
systems, each subsystems requires a particular power supply voltages. In distributed power conver-
sion, these power supply voltages are generated physically close to the subsystems that use them.
This is in contrast to the more traditional centralized power conversion architecture, where a single
power converter generates all of the required voltages, and relatively long wires or traces are used







Figure 19: Implementation of a complete DC/DC converter on a single silicon die, showing the
integration of the principal passives – capacitor and inductor – onto the die
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2.2 Design and Fabrication
As is the case with many microfabricated devices, the design of this inductor is closely coupled with
its fabrication process. Accordingly, these two aspects of this device are presented in interleaved
fashion.





Figure 20: The microfabricated inductor consists of a copper spiral sandwiched between two
magnetically-coupled nickel-iron layers
Figure 20 shows the full construction of the inductor. The device’s winding is a single-layer
planar spiral inductor, formed by electrodeposition of copper. This winding is augmented by a
distributed magnetic core that enhances the electromagnetic coupling between parallel conductor








permalloycopper (winding) copper (winding)
magnetic circuit
Figure 21: Full Inductor Cross-Section. The inductor features a full-length, gapped magnetic core
enveloping adjacent conductor traces.
responding flux circuit. Two permalloy layers, both electrodeposited, form the bulk of the magnetic
core. In between the permalloy layers, a thin layer of insulating material implements an air gap,
completing the magnetic core.
The magnetic core is distributed in the sense that, although it is continuous in the direction of
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magnetic flux, it is discontinuous along the direction of current flow. These discontinuities along
the conductor segments, or lateral laminations, can be seen in figure Figure 20 or Figure 23.
Not shown in Figure 20 or Figure 21, various polymers are applied to provide insulation between















Figure 22: Loss Mechanisms in a Conventional Integrated Inductor. [54]
Figure 22 shows the main loss mechanisms in a typical on-chip integrated inductor [54]. The
device presented in this chapter has a number of design features designed to address these losses, as
can be seen in Figure 20 and Figure 21.
Most importantly, the design has provisions to substantially lower eddy current losses. First
of these is the inclusion of a high-permeability magnetic circuit. This provides confinement of the
inductor’s magnetic field so that its intersection with the presumed substrate – conductive silicon – is
minimized. Magnetic field lines that travel through the substrate can not only create eddy currents,
but also introduce noise into the circuits contained in the silicon.
In addition, this inductor’s structure will reduce eddy current losses within the magnetic core. As
described in Appendix B, any magnetic circuit with nonzero conductivity that carries a nonconstant
magnetic field will experience eddy currents and the concomitant power dissipation. For metallic
magnetic materials, such as nickel-iron, lamination along planes parallel to the magnetic flux lines
is a well-known way to limit these losses [66].
And, as can be seen, the division of the magnetic circuit into a number of laterally isolated
pieces achieves this lamination. This is a principal advantage offered by this inductor over similar
art.
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Another advantage of this construction is the configurability of the magnetic circuit. The forma-
tion of the circuit by two separate electrodeposition steps allows the insertion of a thin nonmagnetic
layer between the circuit’s halves, creating an air gap. The ability to precisely control the air gap in
an inductor’s magnetic circuit is necessary to optimize the device’s performance in a given applica-
tion.
This design’s exclusive use of electrodeposition allows very thick conductor and magnetic lay-
ers, as limited only by the capabilities of modern thick photoresists. Sputtering could have been
used to deposit a wide variety of metal and alloy films of high quality, but it would have imposed
two major limitations. First, sputter deposition to the thicknesses required for this design – approx-
imately 25 µm for permalloy and 50 µm for copper – would take large amounts of time, driving up
production costs. Second, sputtered layers of the required thicknesses would be difficult to pattern.
Finally, this inductor design, by not requiring any high-temperature (i.e. over 300 C) steps,
presents minimal obstacles to post-CMOS wafer-level integration. Completed CMOS wafers are
typically not able to withstand temperatures higher than 250 C. At these temperatures, not only do
the metals forming the interconnect layers start to interdiffuse and degrade, but also the thermal
expansion mismatch between the many post-gate-oxide films can create prohibitively high levels of
shear stress. Chemical vapor deposition (CVD) or plasma-enhanced CVD (PECVD) of insulators
can easily require temperatures in excess of 300 C, and ferrite-based magnetic materials can require
firing temperatures over 900 C.
2.2.2 Simplified Device Constructions
It was found that, based on the full device design, shown in Figure 20, several interesting variants
could be fabricated These variants all offered potential performance advantages or at least poten-
tially appealing trade-offs between fabrication complexity and performance. These are enumerated
in Figure 23, and each offers its own advantages and disadvantages.
2.2.2.1 Air Core
The air core inductor was of practical interest due to its extremely simple fabrication, but its main
utility in this work was as a baseline, against which the other variants’ performance could be evalu-



















Figure 23: Variants of the Microfabricated Inductor
for any number of unknown or anomalous factors governing the performance of all inductors.
2.2.2.2 Half Permalloy
The half-permalloy inductor was selected for inclusion due primarily to its simple fabrication. As
will be discussed, the fabrication steps following the deposition of the copper winding contributed
a large amount of the difficulties seen in process development as well as in ultimate fabrication
yield. The half-permalloy variant avoided these troublesome steps while still delivering a functional
inductor.
At the same time, the half-permalloy inductor included many performance-enhancing features
from the full (all-permalloy) design. The lower half of the magnetic core would not only substan-
tially improve magnetic coupling between conductors, but also serve to steer magnetic flux away
from the substrate.
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• Zero core losses
• Lower inductance





• Decreased magnetic field
reaching substrate
• Sub-maximal inductance
• Nonzero core losses
Half-ferrite
• Simplest full magnetic circuit
fabrication
• No risk of shorting coil turns
• Packaging compatibility
• Hysteresis losses in ferrite
• Composite is unpatternable
All-permalloy
• Highest flux containment
• Maximal control over
magnetic circuit
• Highest flux containment
• Eddy current losses
• Difficult fabrication
2.2.2.3 Half Ferrite
The half-ferrite construction was, like the half-permalloy construction, attractive due largely to
its simple fabrication. The half-ferrite inductor was formed by simply stencil-printing a polymer-
matrix ferrite composite atop the finished half-permalloy inductor. Since the polymer/ferrite com-
posite was nonconductive, there was no need to insulate the copper beforehand.
The half-ferrite construction also offered potentially improved performance due to the closed
magnetic core provided by the ferrite. As well, by incorporating a modern ferrite material, the half-
ferrite construction served as a point of reference for validating the overall electrodeposition-based
approach against conventional alternatives.
2.2.3 Fabrication
The fabrication process for the microfabricated inductor is outlined in Figure 24. A test-grade























Figure 24: Inductor Microfabrication Process A two-branch process flow accommodated all induc-
tor variants.
point. A 25 µm layer of permalloy (80% nickel, 20% iron) is anodically electroplated, using a 50
µm layer of Futurrex NR-2 thick negative photoresist as the plating mold.
After the plating mold and seed layer are removed, two polymer layers are deposited on top of
the permalloy: one layer provides electrical insulation between the permalloy and the subsequent
copper layer, and the other layer provides planarization to facilitate all remaining lithography steps.
On top of the now-planarized and now-insulated permalloy layer, a 50 µm layer of copper is de-
posited, forming the inductor coil, again using NR-2 for the plating mask. At this point, the “half
permalloy” inductor variant is complete.
At this point, continued fabrication can be executed to create either a “half-ferrite” inductor or
an “all-permalloy” inductor.
In either case, after the copper plating mold and seed layer are removed, a layer of parylene
is deposited on top of the copper to provide electrical insulation. After all subsequent fabrication
steps, and immediately before device characterization, the parylene is removed from the coil ends
(i.e. device terminals) to allow electrical test.
The final step for a half-ferrite device is the addition of the magnetic composite, to act as the
topmost half of the magnetic circuit. A stencil mask, fabricated from a thick (200 µm ) Kapton sheet
with a carbon dioxide laser, is used to pattern a magnetic composite material. The magnetic com-
posite was a 95% weight dispersion of ball-milled nickel-zinc ferrite powder (from Steward Inc) in
an SU-8 matrix. SU-8 is a photopatternable epoxy from Microchem, Inc. (www.microchem.com),
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although in this application the high density of opaque ferrite particles made photoexposure im-
practical. Instead, an extended elevated-temperature bake, at 150 C, was used to cure the SU-8. At
the time of stencil-printing, the composite was highly viscous. After stencil-printing, the composite
was cured with an extended 150 C hotplate bake.
The final step for an all-permalloy device is the electrodeposition of the topmost half of the
permalloy magnetic circuits. As with previous steps, NR-2 thick negative photoresist was used as
a plating mold for the deposition of a 25 µm layer of permalloy. After plating, the mold and seed
layer are stripped, and the device is complete.
Achieving good ahesion between the electrodeposition seed layer and the parylene insulator
covering the copper coils was an enduring challenge in this work. It was found that a brief oxy-
gen etch in an RIE chamber immediately before sputter deposition of the seed layer enhanced the
adhesion. It was also found that mechanical articulation between the top permalloy layer and the
parylene layer greatly enhanced the durability of the finished devices.
2.3 Characterization
The microfabricated inductors were characterized both at the device level and at the system level.
The device-level characterization provided proof of operation as intended, and also provided insight
into the performance of the inductor variants. The system-level characterization was necessary to
establish the ultimate utility of the inductors in a well-functioning power conversion system.
2.3.1 Device-level Characterization
2.3.1.1 Procedure
All device data was taken with a Hewlett-Packard 4194A impedance analyzer, with a 41941A High-
Frequency Impedance Probe. Figure 25 illustrates the measurement arrangement. 16 AWG copper
wire, attached to the 41941A probe head, was used to form probe needles.
All impedance measurements were taken as series inductance and series resistance (“Ls-R”







Figure 26: Microfabricated Inductor Device Characterization
Another expected behavior is the falloff of inductance in the full-circuit varieties in the 0.1 MHz
to 10 MHz regime. The skin depth of permalloy can be expected to approach the thickness of the
deposited layers (25 µm ) at approximately 0.5 MHz. The apparent immunity of the half-permalloy
device to this trend can be readily explained by its lower inductance at low frequencies.
It is expected that the air core device would offer better Q than the other variants, since it lacked
any core material to incur substantial losses. However, one of the more surprising results seen in
this chart is the high Q shown by the half-permalloy device. Since the half-permalloy device only
offers modest inductance, it must be concluded that it experiences very little energy loss.
The half-ferrite offered a distinct tradeoff relative to the all-permalloy inductor, giving a simul-
taneous increase in Q and decrease in inductance. The attractive options within this tradeoff would
depende heavily on the application. But, the considerably simpler fabrication of the half-ferrite




The intended application for this inductor was a single-die switched-mode power supply, and demon-
stration of its suitability in such a role is thus called for. However, complete implementation of a
single-die system would entail the burdens of not only design and fabrication of a CMOS IC, but
also successful handling of all related post-CMOS integration steps. The latter burden was avoided
by employing a PCB-based prototype DC/DC power converter, shown in Figure 27.
The former burden – design, fabrication, packaging, and verification of a custom power con-
verter IC – was handled by another doctoral student at Georgia Tech, Luke Milner, in Dr. Gabriel
Rincon-Mora’s research group. The CMOS IC provided not only basic system controls, but also a
synchronous output stage incorporating optimized output driver transistors and tuned gate drivers to
minimize total switching losses. The close coupling of this IC’s design with the larger vision of a
single-die power converter ensured that the characterization results obtained could be used to infer











Figure 27: Prototype DC/DC Converter Utilizing Microfabricated Inductor. The inductor was pack-
aged separately from the switching electronics, and a PCB provided overall system integration.
2.3.2.2 Device Packaging
For robust integration into the prototype DC/DC converter, the microfabricated inductor was pack-
aged into a ceramic DIP “side braze” package. Figure 28 shows the packaged device. Without
removal or damage to the microfabricated inductor, the silicon wafer was diced, and glued into the
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Figure 28: Finished and Packaged Microfabricated Inductor. The all-permalloy inductor, shown as
packaged for use in the prototype DC/DC converter. A diced silicon die was epoxied into a ceramic
DIP package and wire-bonded to the package leads.
connect the inductor to the package leads.
2.3.2.3 In-System Performance
The experimental setup used to operate the DC/DC converter and record the results is shown in
Figure 29. A function generator was used to control both the duty cycle and the frequency of the
transistors’ switching; the IC’s on-board control circuitry was bypassed to allow better control of
switching parameters. An electronic load served as the converter’s output load. This instrument pro-
vided not only output current monitoring but also protection against short-circuit and over-voltage
conditions, both of which could damage the microfabricated inductor and/or the switching IC. The
switching waveforms and DC output voltage were measured, respectively, with an oscilloscope and
a digital multimeter. The DC output voltage was used to manually tune the switching duty cycle to
obtain the intended DC voltage. The oscilloscope waveforms provided not only qualitative confir-
mation of the circuit’s proper operation, but also quantitative indications of the inductor’s effective
inductance. A current probe was used to measure the output current with high temporal resolution.
The converter was operated at switching frequencies of 1 MHz and 5 MHz, with an input voltage
of 3.3 V, an output voltage of 2.0 V, and currents up to as 2.5 A. The captured waveforms are shown
in Figure 30. The highly-linear current waveforms indicate that the inductor provided a usefully
large, highly constant inductance to the circuit. The small amount of rounding evident in the corners
of the switching voltage waveforms indicate that the switching IC was functioning properly, and
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Figure 31: Measured efficiency of the DC/DC converter over frequency, and at 1 MHz and 5 MHz
switching frequencies





where Vin and Vout are the input and output voltages, Iin and Iout are the input and output currents,
and the DC character of the input and output signals greatly simplify the calculation. The results
are shown in Figure 31.
2.4 Conclusions
2.4.1 Eligibility of Microfabricated Inductors
Chief among the results demonstrated in this portion of the thesis is that a thoughtfully designed
and carefully implemented microfabricated inductor can deliver very attractive performance in an
integrated power converter application. As power converters move towards increased integration
levels, the demand will certainly arise for filter passives that can support the move, from a fabri-
cation process point of view as well as from a performance point of view. This inductor, and the
more general approach of utilizing thick electrodeposited metal films, shows great promise in both
regards.
39
2.4.2 Rewards of Maximizing Flexibility
Another important dynamic demonstrated in this work is the value of processing flexibility per se.
The ability to explore the simplified device constructions (cf. subsection 2.2.2) without incurring
significant processing costs, either in time or materials, proved very fruitful. Not only was the
highest Q surprisingly achieved by the simplified half-permalloy device, but comparative analysis
of the devices’ performance gave strong insights into the fundamental operation and nonidealities
of all devices. Further, it is very plausible that, depending on the application, one of the simplified
variants may well prove a better fit than the full construction that was used in the DC/DC converter.
While it might have been possible to foresee some of the design variants during the initial de-
sign of the inductor, a general bias towards the type of design provisions that enabled these variants
would have been just as effective and much less burdensome. A deeper exploration of the nature
of such design provisions is beyond the scope of this work, but two key attributes can be extracted
from this experience. First is the modularity of the fabrication process, with inter-module bound-
aries, such as the planarized surface between the first permalloy layer and the copper spiral, kept
as generic and standardized as possible. Second is the alignment of the process module boundaries
with functional boundaries of the device itself, as was seen in the division of the magnetic cores
among two or three well-separated processes.
2.4.3 Critical Importance of Materials
The final major principle that is emphasized by the results obtained is the pivotal role that materials
play in microfabrication. The thick metal layers, both for the magnetic core and the copper spiral,
were undoubtedly key in achieving the prototype converter’s high efficiency. These thick layers
require not only robust and repeatable electrodeposition recipes, but also thick, high-resolution
photoresists; without either element, the layers are not achievable. As well, the polymers that serve
as structural and insulating elements, along with their putative PECVD-deposited replacements,
also play vital roles in the device’s overall functionality.
By the same stroke that these materials enable such good performance, their addressable non-
idealities also become dominant roadblocks to improving the device’s performance. As thick resist
technology continues to develop, finer lateral laminations and thicker overall layers will become
40
possible, resulting in devices with higher inductances and lower losses. Improved magnetic alloy
characteristics, such as lowered conductivity, thicker skin depth, or reduced hysteresis losses, will





A method for producing high surface area structures has been developed, based on electrodeposition
and sacrificial wet etching. This chapter details the extension of this method, through experiential
learning as well as the development of custom equipment.
This process serves as the key fabrication technique for both capacitors (Chapter 4) and induc-
tors (Chapter 5). This process can produce extremely high surface area structures of well-controlled
geometry. This surface area can, with appropriate subsequent processing, be readily exploited to
produce capacitors with high capacitance density.
This process can also produce highly laminated structures, comprising a large number of paral-
lel, electrically isolated layers. If the layers are made of a magnetic alloy, such as permalloy, these
laminated structures can be used as magnetic cores, and the electrical discontinuity between layers
will serve to inhibit eddy currents. This reduces losses in the core and allows the use of magnetic al-
loys, which deliver high saturation flux densities and low hysteresis losses, in high-frequency power
converters.
3.1.1 Approaches to High Surface Area
In many microscale applications, surface area plays an important role. For many transduction phe-
nomena, rates or magnitude scale with surface area. [63] As well, the skin effect requires that high-
frequency electromagnetic fields tend to occur only at the surfaces of conductors, so power-handling
capacity should increase with surface area [75]. Consequently, microfabrication methods for cre-
ating structures with high surface area have intrinsic value. There are a large number of proven,















Figure 33: Porous silicon fabrication and cross-sections. Electrochemical dynamics play an impor-
tant role in the process of creating porous silicon. [11]
porous-etched silicon
cross-section of porous-etched siliconsuspended-mass resonator
Figure 34: Resonant MEMS sensor based on porous silicon. The extremely high surface area and
intrinsic sensitivity of porous silicon enhances the device’s sensitivity. [29]
3.1.1.2 Deep RIE Patterning
Deep RIE etching, with appropriately designed etch masks, can be used to produce high surface
area topologies in silicon wafers. The anisotropy of the deep RIE process allows the formation
of very high aspect ratio structures. These high-surface area silicon structures are attractive as the
foundation for silicon-integrated capacitors. This is not only because of the superb compatibility of
silicon with further processing steps, particularly for the deposition of high-quality dielectric films,
but also the great practical value that would come from the integration of high-density capacitors
into conventional CMOS technologies.
Variants of this approach to achieving high surface area in silicon and subsequently achieving
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Figure 36: Deep RIE-based silicon capacitors [44]
3.1.1.3 Silicon-Templated Fabrication
Another emerging approach to forming high surface-area structures relies, like the deep RIE-based
capacitors above, on the micromachining of silicon. However, in these techniques ([59]), the micro-
machined silicon is used as a mold through which a metal is plated.
One such application is shown in Figure 37. Note that photoelectrochemical etching, rather than
deep RIE, is used to form the high aspect ratio topology in the silicon substrate. For geometrically
simple structures where controlled etch depth is not important, such as the through-wafer vias used
in [59], photoelectrochemical etching can provide a superior aspect ratio, and therefore superior
surface area.
3.1.1.4 Thick photoresists
As the technology that enables thick photoresists progresses, the aspect ratio that can be achieved
in the photoresist layer continues to improve. This results in substantially thick structures with high
surface areas that can be achieved with a relatively simple, single-step process.
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through-silicon electroplating XeF2 removal of silicon
initiation of etch sites photo-electro-chemical etch
Figure 37: High-surface area metal structure formed by plating through silicon. Photoelectrochem-
ical etching is used to achieve high aspect ratio holes in a silicon wafer, and electroplating is used
to transfer this geometry to a metal structure.[59]
In [5], this approach is used to create high aspect ratio structures. These structures are then
pyrolyzed to create surfaces composed mostly of carbon. These virtually carbonized electrodes
offer apt performance in the role of electrochemical double layer capacitor (EDLC) anodes as well
as battery anodes.
Figure 38: Photolithography-based high-surface area fabrication [5]
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3.1.1.5 Nanoscale Approaches
Discoveries and innovations from the field of nanotechnology can also be applied to produce high
surface area structures. One example of this is [13], in which carbon nanotubes are used as additive
components to form a structure with high surface area. The completed structure is used as the anode
of an EDLC. (Figure 39) Another example is the development of silicon nanocones [70], where
high aspect ratio tapered structures, called nanocones, are formed directly at the silicon surface.
(Figure 40)
Figure 39: Carbon nanotube-based capacitor. Carbon nanotubes are deposited in an interdigitated
pattern. Then, the nanotubes are decorated with cobalt hydroxide flakes to further increase the
surface area of the conductive structure. [13]
Figure 40: Silicon nanocones. [70]
3.1.1.6 Virus-Templated Assembly
One additional vein of research into high surface area structures borrows advances from biology.
The tobacco mosaic virus (TMV) has a cylindrical shape approximately 300 nm in length and 40
nm in diameter, making it an excellent implement for nanoscale structure creation.
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As well, the TMV has been genetically modified to control the chemicals present on its outer
surfaces in ways to facilitate its application. At one end of its body, the TMV exudes a protein
residue that causes the virus to adhere strongly to gold surfaces. Meanwhile, the TMV’s entire outer
case is highly conducive to nucleation of metal coatings, and is thusly compatible with electroless
nickel processes. Typically, TMVs are induced to attach to one or more surfaces of a microstructure,
after which they are coated with electrodeposited metal. In [42], [22], and [15], silicon is electrode-
posited onto the metal-coated viruses to form a high-capacity battery electrode. This process is
illustrated in Figure 41.
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SEM of metal-coated  TMV-based topology battery employing TMV templating
to increase cathode surface area
Figure 41: Tobacco mosaic virus (TMV)-based high surface area structures. The TMV has been
genetically modified to attach, by its end only, to the substrate, as well as to have outer walls capable
of nucleating electroless metal deposition. [15] and [22]
3.1.2 Sacrificial Multilayer Plating
The remainder of this thesis is based on a recently-developed approach to high surface area. The
essential component of this approach is the micromachining process illustrated in Figure 42.
In this process, a large number of relatively thin layers of two different metals are electroplated
through a plating mask, in an alternating sequence. This produces a metal structure whose height
is equal to the sum of the layer heights, and whose composition is laterally uniform but vertically
alternating according to the composition and thickness of the layers. This metal structure is then
subjected to an etch process that selectively removes only one of the two metals, leaving behind a
large number of fully-separate layers of the other metal.
It should be pointed out that this process, along with its great potential, presents two prima facie
hazards. The first is that the structural layers – the layers that are not removed by the sacrificial etch
– lose their mechanical support as the sacrificial material is removed. Generally, this means that
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Figure 42: Generic sacrificial multilayer plating process.. Many layers of metal, including some
intervening sacrificial metal layers, are deposited. Then, the sacrificial metal layers are removed
without affecting any other layers (i.e. the structural layers). What remains is a vertically-laminated,
high surface area structure formed by the surviving structural layers.
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the structural layers are liable to fully detach from the substrate, unless otherwise anchored. The
second basic hazard that must be considered is the extreme fragility and compliance of the structural
layers after release. This presents an array of secondary needs, including mechanical protection of
the finished structure and prevention of stiction during and after the sacrificial release.
3.1.2.1 Process Invention
The sacrificial multilayer fabrication process was invented in 2003 by Dr. Jin-Woo Park, a graduate
student under Dr. Mark Allen at the Georgia Institute of Technology. It was developed as a means
to implement ultra-fine lamination of magnetic cores, to produce inductors capable of operating at
very high switching speeds. As discussed in Chapter 2, lamination is a well-proven technique to
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Figure 43: Multilayer process for laminated magnetic cores (Park)[46]. A gullwing-like structure is
deposited prior to release to provide mechanical support for the finished layers.
Figure 43. The layers are anchored, prior to release, by a gullwing-like mechanical support that is
electroplated on top of the finished stack. The application goal of eddy current suppression placed
considerable constraints on the design of the mechanical support. As this support provides electrical
contact along with its mechanical attachment, an improperly-placed support could provide a low-
impedance path for eddy currents, despite the effort placed into achieving the ultra-thin laminations.
The high compliance of the plated layers was addressed by the dimensions chosen for the total
width of the core. Limiting horizontal extent of the layers to 1-3 mm proved sufficient to avoid these
problems.
3.1.2.2 First-Generation Plating Robot
Urvi Shah, another graduate student studying under Dr. Mark G. Allen at the Georgia Institute of
Technology, advanced the state of the art of sacrificial multilayer plating in 2008. Ms. Shah not only
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achieved layer counts in excess of 160 and layer thicknesses under 1 µm , but she also constructed
a fully-automated robot to execute the multilayer plating process.
However, it was found that this first-generation robot was not compatible with long processing
times and the frequent use that was demanded by the research in this thesis. A higher degree of
repeatability was also required than could be provided by the first-generation robot. This was espe-
cially true for the electronics that drive the electrolytic deposition process, where finer control over
plating current and precise control over process timing was needed to dependably create laminations
far below 1 µm in thickness.
3.1.2.3 Motivation for the Second-Generation Plating Robot
Accordingly, a second-generation was developed. This new robot was based broadly on the first-
generation system, and certainly incorporated the practical knowledge gained from the construction
and operation of the latter. However, to achieve this work’s targeted levels of robustness and re-
peatability, nearly every subsystem of the robot needed to be rearchitected and reimplemented, as
did most of the mechanical components. The x-stage mechanism was the only system component
that was directly inherited from the first-generation
In the new system, all software and electronics were implemented using microcontroller-based
PCBs, rather than the protoboard-based, LabView-driven approach used in the first-generation
robot. As well, radical new designs for the plating tanks as well as the z-stage mechanism were
introduced. A closed fluidic system was also added to the second-generation robot not only to facil-
itate the handling of the large volume of processing liquids (viz plating baths), but also to maintain
the quality of these liquids both during and between plating runs.
The details of the design and implementation of the second-generation robot are presented in
this chapter, as well as in Appendix C.
3.2 Multilayer electroplating robot
Implicit in the sacrificial multilayer fabrication technique is the use of multiple electrolytic deposi-
tion reactions. Each deposition reaction entails its own bath chemistry as well as electrode materials.
Along with the needs for precise control over plating times and currents and very long total process-




Each of the four control boards, being responsible for a single task, contained a single microcon-
troller: the Cypress "Programmable System on a Chip (PSoC)" CY8C29466. The decision to endow
each task with its own processor was based on the limitations of the selected microcontroller. These
limitations included not only processing and memory capacity, but also the on-chip digital and ana-
log hardware blocks, such as PWM generators or A/D converters. The primary burden introduced
by this multiprocessor architecture was communication.
3.3 Process Extension
The sacrificial multilayer plating process had previously achieved successful fabrication of magnetic
cores. [56] [46] However, the full impact of this technology is believed to be as yet unrealized, con-
sisting not only in further refinement of its application to magnetic cores, but also in its application
to new types of devices.
Achieving these goals requires the extension of the sacrificial multilayer plating process along
several dimensions. These are discussed in this section.
3.3.1 Thicker structures
Increasing the overall thickness of these multilayer structures is an important aspect of expanding
their range of applications. For magnetic cores, power handling capacity scales with the core’s
cross-sectional area, which in turn scales with core thickness. As well, surface area will scale with
structure thickness. Similarly, applications which rely on surface phenomena, such as capacitors or
heat exchangers, will benefit from thicker structures.
3.3.1.1 Thicker molds
One straightforward, yet challenging, requirement for producing thicker multilayer electroplated
structures is correspondingly thick plating molds. Previous multilayer plating work used molds up
to approximately 100 µm , and roughly an order of magnitude increase in thickness was targeted.
NR-21 molds
Futurrex NR-21 was used to make the plating molds for most of the structures presented in this
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thesis. However, this material proved troublesome at thicknesses over 150 µm . Substantial compli-
cations were found in both the soft-baking and the exposure of the material at these thicknesses.
However, at more conventional thicknesses, particularly 50 µm and 100 µm , NR-21 offered a
compelling baseline option. Its appeal came not only from its relatively short and simple lithogra-
phy process, but also from its robust release, post-plating. Acetone was found to be an excellent
solvent for removing NR-21. Although the acetone did not fully dissolve the photoresist, it was
very effective at removing the photoresist’s adhesion to the sample.
However, on occasion, during acetone release steps, large particles of NR-21, diameter 250 µm
or larger, were found to re-adhere to the plated metal after being initially detached. Subsequently,
removal of these large particles proved impossible, even with the help of the vendor’s recommended
stripper, RR-41, heated to 50 C.
This recurring problem was solved by beginning the post-plating strip with the wafer submerged
in trichloroethylene (TCE) and slowly adding acetone into the TCE. TCE was not found to attack
the photoresist, and so it was used to buffer the acetone’s action while providing adequate fluid con-
vection to remove the photoresist debris as it was detached. This TCE/acetone photoresist removal
bath was always started as 100% TCE, and acetone was added until the volume roughly quadru-
pled, i.e. until it the TCE composition dropped to around 25%. Adding this amount of acetone at a
constant rate over a period of 12-15 minutes produced the best results.
Other than NR-21’s thickness limitations, it was also judged not suitable for very long multilayer
plating runs because it showed some evidence of chemical vulnerability to the electroplating baths.
This vulnerability manifested as two distinct phenomena. First, the photoresist, at the end of plating
runs longer than 10 hours, tended to show slight discoloration of all portions that were submerged
into the plating baths. This was almost always seen, but seemed to worsen with the aging of the
baths. Second, the submerged portions of the photoresist would wrinkle and eventually delaminate
from the wafer. This, too, seemed to be exacerbated by the aging of the plating baths, but, even with
new baths, it limited the effective run time of any NR-21 plating run to roughly 24 hours.
SU-8 plating molds
SU-8 was investigated as an alternative plating mold material. SU-8 is well-known for its ability
to produce thick, high-aspect ratio structures, as well as for its chemical durability. Clearly, these
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two strengths directly address the shortcomings of NR-21 in this application.
SU-8 performed very well as a plating mold, even for plating runs up to 36 hours. Additionally,
it was found that the edge profiles of the structural layers were much smoother when deposited into
an SU-8 mold than when deposited into an NR-21 mold.
The principal difficulty with SU-8 was its removal after the plating process. It was found that
boiling the wafers in deionized water for 8-10 hours was sufficient to release most of the SU-8 from
the wafer. However, mechanical assistance was usually necessary to bring the SU-8 removal process














Figure 45: Hydrophilic removal of SU-8. After several hours of submersion in boiling deionized
water, SU-8 can be removed from the wafer with gentle mechanical assistance (frame d). Note
that the formation of bubbles on the wafer (held inverted in the boiling water) likely accelerates
the penetration of water into the SU-8 and the initiation of delamination between the SU-8 and the
wafer.
The SU-8 removal process used for this research is shown in Figure 45. The mechanisms respon-
sible for this removal were not well understood, but it seems that the formation of bubbles during the
deionized boil played an important role. Presumably, the vapor pressure inside the bubbles not only
drove the diffusion of water molecules through the volume of the SU-8, but also initiated separation
between the sidewalls of the SU-8 mold and the plated structures, allowing further penetration of
water down to the wafer surface. For this reason, the wafers were oriented upside-down during the
boiling step, as shown in Figure 45.
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3.3.1.2 Large-scale, long-run plating
Beyond producing microfabricated plating molds of increased thickness, it was found that a number
of enhancements to the multilayer plating process were required to make use of these molds. Simply
depositing enough metal to fill a 100 µm -thick mold, at the typical rate of 10 µm per hour, would
require 10 hours of run time. Filling a 100 µm -thick mold with this multilayer plating process, how-
ever, incurs the extra time required for steps that must occur between each deposited layers, such as
rinsing and the physical transfer of the wafer between tanks. For 1 µm layers, with a corresponding
per-layer plating time of 6 minutes, these interstitial steps increase the run time by roughly 50%.
Further, the time consumed by these interstitial steps, as well as any resultant cross-contamination
between tanks, will, for a fixed mold thickness, scale inversely with the layer thickness.
Therefore, extension of the multilayer plating process to create very thick structures comprising
very thin layers will require not only very long run times, but also measures for dealing with the
undesirable side effects of the inter-layer processing steps.
Tank geometry
The geometry of the plating tanks was adapted to fit these needs in two ways. First, the volume
of the tanks was made as large as practically possible. This was done to generally promote invariant
bath composition, but, more specifically, it was a measure to prevent depletion of certain ion species
within the baths. For instance, in the nickel-iron bath used, while the nickel atoms that deposit onto
the sample are replaced by atoms dissolving off of the nickel foil, there is no source of iron atoms
(ions) to replace those that deposit. The travel of the plating robot’s x stage imposed one limit on
the volume of the baths, while the available height for the tanks imposed another limit.
Two other major factors influencing the tank geometry were: the need to allow for nitrogen
aeration from the bottom of the tank, and the desire to minimize contact between the plating bath and
the ambient air. Both of these needs were driven by the pronounced tendency of the iron ions in the
nickel-iron bath to oxidize, but they also served the broader goal of maintaining the bath’s condition
throughout the long runs. These factors favored tanks with high vertical aspect ratios, which would
allow for maximum volume while minimizing the contact area with the ambient environment.





















Figure 46: Guiding concerns in plating tank design. The demands of executing long plating runs
with the automated multilayer electroplating system translated into a set of desirable features in the
plating tanks. One lateral dimension must be minimized to accommodate limited travel range, while
the total volume of the tank must both be maximized and made accessible to nitrogen sparging.
Figure 46. It was found that 5 liter polyethylene rectangular-shaped jugs (part number 73062, US
Plastic Corp., Lima, Ohio, http://usplastic.com) , with one wall removed, fit these design goals very
well.
Bath maintenance
As presented in the previous section, constant-flow nitrogen was used to prevent oxidation of
the plating baths during plating runs. While this imposed a requirement on the tank design, this was
also part of a larger need to support long runs: the need to maintain the baths’ conditions, not only
during long runs, but also over the weeks and months between runs.
This need was a consequence of the fact that large volumes of baths were needed during runs.
In light of the cost of the raw materials (metal salts) used to make the baths, as well as the manual
labor likewise involved, it was judged impractical to frequently create new baths.
In practical terms, this need was met by a number of key provisions. First, the baths were stored
in sealed carboys between runs. Second, the baths were passed through 0.6 µm filter paper every
time they were transferred from the plating tanks back into the carboys. Third, a small amount of
nitrogen gas was bubbled through the carboys during storage, to keep the baths free of dissolved
oxygen. Finally, the baths’ overall condition and volumes were monitored and adjusted during stor-




One largely unanticipated need in the extension of the multilayer plating process to longer run
times was the maintenance of the rinse tanks’ contents. A small amount of orange precipitate,
presumably iron oxide, was observed in the nickel-iron rinse tank after long runs. It was found
that the presence of this orange precipitate correlated with the presence of defects on the plated
structures.
Two measures were put in place to prevent the formation of this orange precipitate in the rinse
tank. Each measure by itself was insufficient, but when deployed together, they proved to be a
reliable solution. First, the deionized rinse water was de-oxygenated by a vigorous flow of nitrogen
gas for 2-3 hours before starting the run. Also, a small amount of boric acid (HBO3) – approximately
25 g – was dissolved into the deionized rinse water during the nitrogen bubbling.
3.3.2 Thin layers
The main motivation to pursue thicker multilayer structures was to achieve higher surface area
within the same substrate area. This same motivation also dictates the pursuit of thinner layers; with
thinner layers, and an invariant limitation on total structure height, a larger number of layers and,
consequently, a greater total surface area, could be achieved. A number of approaches to creating
thinner layers within the sacrificial multilayer plating process were taken.
There were two issues that directly limited the minimum achievable layer height: layer integrity
and thickness uniformity. Layer integrity refers to the lateral continuity of the plated layer. For
this process to work, in general, each layer needs to fully intervene between the adjacent layers.
Incomplete sacrificial layers would create contact between neighboring structural layers, not only
likely reducing the total surface area and exacerbating any mass transport issues, but also directly
hindering application-specific performance. An example of the latter effect would be electrical
shorts between layers reducing eddy current suppression.
Thickness uniformity of the layers in this process is particularly important for a few reasons,
and thus presents a chief limitation. Firstly, any thickness nonuniformity would be propagated up-
ward and accumulated through the layer stack. Further, any correlation in thickness nonuniformity
between layers would only speed up the accumulation. Secondly, given the minimum thickness at
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which a continuous layer develops, any nonuniformity in thickness entails the presence of unan-
ticipated structural material. In certain applications, this can be detrimental. For instance, in eddy
current suppression, increased layer thickness generally amounts to increased eddy current losses.
3.3.2.1 Electrical
One direction of approach to thinner layers was through the control of the electrolytic plating cur-
rents. The highly-flexible plating current controller implemented in the plating robot allowed a great
deal of flexibility in this regard. In addition to precise control over the current amplitude traveling
between the plating foil and the wafer, it also allowed for three temporal variations:
• a turn-on delay, allowing for the Helmholtz double plane at the layer deposition surface to
fully develop before plating commences;
• pulse plating, allowing insertion of brief periods during which no plating current flows, to
accommodate slow mass transport dynamics and recovery of the initial Helmholtz double
plane; and
• reverse pulse plating, allowing the inclusion of similarly brief periods during which a reversed-
direction plating current flows, with the intention of producing smoother plated surfaces.
All three of these features were investigated to help minimize layer nonuniformity and reduce the
minimum continuous layer thickness. The initial zero-current period was found to be very help-
ful in achieving uniform initial deposition and lowering the time required to achieve a continuous
layer. Pulse plating produced no discernible improvement in the layer uniformity, and its putative
amelioration of mass transport issues was outweighed by the increase in plating time it mandated.
For unrelated reasons, such as the apparent chemical vulnerability of the photoresist to the plating
baths, the total time available to deposit a given multilayer stack was sharply limited. Reverse pulse
plating was found to produce very high levels of particulate contamination at the plating surface,
leading to extreme roughness and nonuniformity as subsequent layers deposited atop these particles.
It is believed that these particles were the result of the reverse pulse current effectively removing
material from the plated surface (i.e. reversing the plating process), but the apparent tendency of
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the removed material – either as fully dissolved ions or as micron-scale particles – to linger near the
plating surface, rendered this approach unsuitable.
3.3.2.2 Smooth copper
A chemical-based approach to achieving thinner layers was also taken. Since copper is a very
popular material for electrodeposition, there is a wide array of chemical additives available for
achieving uniform, smooth deposition. An attempt was made to leverage this readily-available
technology by using a decorative copper plating bath for the sacrificial layers, in place of the simpler
sulfate-based bath used in previous work. The "Clean Earth™ Mirror Copper" plating bath, part
number 45.209 from Grobet USA (Carlstadt, New Jersey, http://http://www.grobetusa.com) was
found to produce very smooth, highly-uniform copper layers.
There were some minor disadvantages encountered in leveraging this commercial technology,
beyond its higher cost. First, the bath was found to be less stable than the sulfate bath, frequently
producing black solid precipitate that not only contaminated the plating tanks, but also often com-
pletely clogged the bath filters. Second, likely due to a chemical interaction between the chemical
composition of the smooth copper layers and the nickel-iron bath, discontinuous nickel-iron layers
were also sporadically encountered.
3.3.3 Etch optimization
3.3.3.1 Fixturing
One problem that became apparent early in the process extension effort was the importance of
mass transport during the etch process. It was found that appropriate fixturing was an effective
aid in addressing these mass transport challenges. Figure 47 shows a typical symptom that was
consistently found across a large number of samples. The apparent etch rate near the substrate, at
the bottom of the multilayer stack, was found to be substantially less than at higher elevations within
the stack. In these cases, the etch was performed with the substrate laying flat, and right side up, on
the bottom of the blue etch container.
It was postulated that this was due to the pooling of relatively heavy etch products in the voids
between the sidewalls of the plated structures. Blue etch is a saturated solution of copper sulfate in




did the laser trimming process certainly introduce an unknown array of partially ablated and heat-
damaged PMMA molecules in the vicinity of the numerous cuts involved in the mesh’s fabrication,
but it also imposed limitations on the critical dimensions of the mesh. A fine mesh woven from a
strongly resistant polymer such as teflon (PTFE) would not only avoid the contamination concern
associated with laser machining, but would also allow optimal the choice of optical mechanical
dimensions for the mesh. Commercial meshes can be woven much finer than the minimum hole
size achievable with laser cutting – 50 µm for the former vs 1 mm for the latter – and would be
cheaper to produce.
3.3.3.2 Blue etch protection
For extended-length etches intended to produce very high-aspect ratio sacrificial voids, due either
to thin layers or large lateral dimensions, it was found that the condition of the blue etch itself was
a crucial parameter. Blue etch that had been improperly stored, contaminated, or heavily used was
found to prevent full release of layers. In contrast, freshly-concocted blue etch not only achieved
consistent success, but also exhibited, upon anecdotal observation, much faster etch rates. Keeping
the blue etch in as pristine of a condition as possible was achieved mostly by standard means,
including basic contamination prevention measures, frequent inspections, and liberal removal of
visible debris.
However, one less-obvious aspect of preserving the potency of the blue etch was learned in this
research. The sole liquid ingredient in blue etch, ammonium hydroxide, consists of ammonia (NH3)
dissolved in water. The ammonia molecules clearly play a crucial, if not fully understood, role in
the etch process, so preventing their depletion is an essential aspect of maintaining the blue etch
solution. As ammonia is a gas at standard conditions, it readily escapes from its dissolved state in
the blue etch solution. This is confirmed by the noticeably large amount of concentrated ammonia
gas present at the mouth of any beaker containing blue etch (or ammonium hydroxide). Therefore,
the the unchecked escape of ammonia gas must be prevented. This was done by always keeping the
blue etch in beakers with sealed lids, not only for storage between etches, but also during the etches
themselves.
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3.3.3.3 No-Dry Release Process
Previous sacrificial multilayer plating research had always involved drying the multilayer structures
after release. However, it was found that the drying process presented considerable difficulty in
the fabrication of laterally large structures with thin layers. First and foremost, air drying was
found to frequently induce the downward collapse of the released layers. This is shown clearly in





Figure 50: Collapse of top layer during drying. A portion of the top layer has collapsed downward,
presumably due to excessive airflow.
effectively removed the sacrificial voids that were so carefully created between layers, it would be
detrimental in most applications of these multilayers. In the investigated applications of capacitors
and laminated magnetic cores, this was certainly true; in the former case, collapsed voids impede
the deposition of dielectric and the infiltration of the liquid electrode; in the latter case, contact
between layers creates a low-impedance path for eddy currents.
Consequently to the discovery of this problem, the airflow during drying was held to very low
levels or eliminated completely. However, in these cases, stiction, discussed in subsection 1.3.1,
became a major difficulty, ultimately producing the same catastrophic symptom, collapse of the
interlayer gaps. A progression of solvents after the etch, starting with the basic deionized water
rinse, continuing to isopropanol, and ending with methanol alleviated these stiction-related issues,
but did not completely solve them.
For the laminated-core application, the essential requirement for the interlayer gaps was not the
preservation of the exact gap geometry, but rather the imposition of electrical discontinuity between
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deposition process was found to be adequate for the purpose of electrical insulation. Polystyrene
(PS), in the form of styrofoam, was dissolved in methyl ethly ketone (MEK), to a concentration
that was roughly half of the cloud point. It was found that a wide variety of materials, including
stainless steel and nickel, could be dip-coated with this PS/MEK solution, and that the coatings
provided electrical insulation. The high vapor pressure of MEK at room temperature produced
near-instantaneous formation of a highly-contiguous polystyrene layer.
A no-dry process that both accomplished rinsing after blue etch, as well as the deposition of
polystyrene between layers, was successfully developed, and is shown in Figure 51. As the very
first step of the process, the plated structures are removed from the substrate. As the substrates were
oxidized silicon wafers, this substrate release was accomplished by an extended soak in hydroflu-
oric acid. Next, a brief (4-6 minute) sacrificial etch is performed and a liftoff-patterned parylene
deposition is performed. The brief sacrificial etch creates topology on the structure’s sidewalls that
allows the deposited parylene to articulate with the structural layers, providing them with mechani-
cal support. Parylene was selected not only for its robust deposition process, but also for its apparent
imperviousness to long-term exposure to blue etch.
Next, the main etch is performed, with the sample resting on the mesh plate of the fixture shown
in Figure 49 typically requiring 2 to 3 days to completely traverse lateral distances of 300 µm . After
the main etch, the sample, still held by the fixture, is left in room-temperature, unagitated DI water
for approximately 5 hours. Presumably, since blue etch is an aqueous solution, practically all of its
components are able to diffuse out of the gaps and into the bulk of the DI in this time. Following
the DI rinse, the sample is transferred from the fixture to a small piece of Texwipe for mechanical
support.
It is then moved from a DI rinse into a beaker of isopropanol, and left for approximately 3 hours.
Isopropanol and DI water are miscible, so, given sufficient time and the large volume of the beaker
relative to the interlayer gaps, the composition of the liquid within the gaps should be practically
100% isopropanol. Immediately after this, the sample is transferred from the isopropanol beaker to
a beaker containing a PS/MEK solution at approximately half of the cloud point concentration. It
would be theoretically plausible to rely on the miscibility of MEK and isopropanol, in combination
with their relative volumes, to achieve full infiltration of the MEK into the gaps.
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However, it was found that the MEK evaporated at a rapid rate, making the the completion
of this interdiffusion dubious. Instead, fractional distillation was used to ensure the isopropanol’s
removal from the interlayer gaps. This fractional distillation was carried out using a hotplate at
approximately 80 C. This temperature, while it was clearly sufficient to remove the IPA, producing
visible currents flowing outward from the structure, was also sufficient to evaporate most of the
MEK within 2 hours. After the majority of the MEK has been evaporated, presumably signaling
that all of the isopropanol has also been removed, the hotplate temperature was set to 95 C to
complete full evaporation of the MEK.
3.4 Conclusions
3.4.1 Alignment with electrochemical theory and electroplating practice
Electrochemical investigations have been conducted on a vast array of materials, including metals,
semiconductors, nanomaterials, and polymers. Certainly, the ability to use these materials in elec-
troplated multilayer structures could enhance many aspects of their performance as well as facilitate
their fabrication. However, the relatively specialized body of knowledge and equipment involved in
classical electrochemistry would require considerable effort to assimilate, as the processing detailed
in this chapter is focused on relatively large-scale electrochemical reactions.
Similarly, an enormous amount of practical electroplating knowledge has been compiled, es-
pecially in industrial applications. This includes plating equipment, knowledge about tank and
electrode preparation, and bath maintenance techniques, such as Hull cell analysis. Unfortunately,
again, this work is, relative to industrial electroplating, focused on extremely small-scale produc-
tion, making it difficult to bring know-how from the former to bear upon the latter.
In summary, there are very few interfaces by which well-developed knowledge, either from
theoretical electrochemistry or from electroplating practice, may be clearly incorporated into this
work. However, the decorative copper plating bath described in this chapter, as used to create
smooth structural layers, illustrates one such interface: off-the-shelf, pre-formulated plating baths.
This is a somewhat coarse interface, in that the bath’s properties could not be finely engineered,
and that options were not present to troubleshoot occasional problems with the bath. However, its
impact on this research was undeniably substantial.
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Therefore, further efforts to establish more interfaces by knowledge from these adjacent fields
can be brought to bear on this research could have potentially large payoffs. Bath analysis and
conditioning tools and techniques are one obvious dimension of development along these lines. At
the least, being able to detect and correct out-of-specification baths would avoid wasted fabrication
runs. Another possibly large benefit could be derived from comprehensively surveying industrially
significant plating and finishing processes. For an electrochemical process to achieve economic via-
bility under high-volume, industrial conditions, the fundamental process must be extremely robust.
Consequently, such processes should be readily reproducible and therefore easily imported into a
research lab environment.
3.4.2 Difficulty of imaging
In micromachining, imaging plays a pivotal role in verification of the fabrication processes, as well
as in troubleshooting of problems and correlating characterization results with structural features.
However, in this work, as the layer thicknesses decreased below 1 µm , imaging of the structures
became increasingly difficult. This factor, alone, greatly slowed the overall progress of the research.
The most basic type of imaging germane to this research was electron micrography of the outer
sidewalls of the multilayer structures. This was the main source of information about the fabrication
results, but for layers thinner than 700 nm, even this technique was unreliable. More informative
techniques, such as cross-sectioning and energy dispersion spectroscopy (EDS) were unsuccessful
with thin layers. Staple techniques of alloy characterization and magnetic characterization, such as
transmission electron micrography (TEM) and SPLEEM, were simply not compatible with these
multilayer structures. These would have required either cross-sectioning or singulation and manip-
ulation of individual layers.
Conventional spectroscopy techniques, such as atomic absorption (AA) spectroscopy or X-ray
fluorescence (XRF) spectroscopy, are very useful for characterizing electroplated layers. But, as
they do not implement spatial resolution, they could only be used to analyze the average composition
of the entire plated structure, and not to analyze its physical features. Through-depth spectroscopy
techniques, such as secondary ion mass spectroscopy (SIMS) or ion milling-assisted X-ray photo-
electron spectroscopy (XPS), could potentially be used to provide fine details of the layer stack.
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However, analyzing the full depth of a typical multilayer stack (50-100 µm ) with one of these
techniques would take a prohibitively long amount of time under available conditions. Further,
to provide comprehensive information about a given multilayer stack, through-depth spectroscopy
would have to be performed at multiple points across the stack’s lateral surface, compounding the
time requirements.
Any optimization that could break through even one of these imaging obstacles could deliver
profound impact on this research. Alternatively, the application of any other readily available
through-depth imaging technologies, such as C-mode scanning acoustic microscopy (CSAM) or
tomographic techniques, would be equally valuable. Unfortunately, the aforementioned advanced
imaging techniques are, just like the research into the multilayer structures itself, extremely com-
plex, expensive, and time-consuming.
3.4.3 Dependence on mass transport
Many problems found in this research, from nonuniform thickness of the deposited layers to long
sacrificial release times to refilling of interlayer gaps, can be viewed as mass transport problems. The
very strength of the sacrificial multilayer process – the extremely high aspect ratio of the interlayer
gaps – entails that physical access to the layers’ surfaces happen through long, narrow paths.
Being able to faithfully model these mass transport conditions could provide important guid-
ance to research efforts. For fabrication steps which depend on slow mass transport dynamics,
reliable estimates of the required timescale could eliminate iterations during process development.
For instance, the long sacrificial etch times required might have been predictable from a combined
modeling of the blue etch reaction along with the diffusion of the reactants into and out of the in-
terlayer gaps. More importantly, construing any critical mass transport limitations in conventional
terms would potentially allow application of mass transport solutions from other research disci-
























Figure 52: Each of the above can represent real capacitors: (from left to right) 2-terminal com-
ponent; schematic symbol for a generic capacitor; schematic symbol for a polarized capacitor;
cross-section of a parallel-plate capacitor
Capacitors, one of the four fundamental lumped, two-terminal passive component types, are
essential in all of electronics. Figure 52 shows various canonical representations of capacitors, from
a nondescript 2-terminal element through the frequently-employed parallel plate construction. In
all cases, the behavior is described by the equation




This relation entails elegant behavior that is very useful in linear signal processing, but it also
describes an energy storage phenomenon. The latter is seen more clearly by considering the charge






q (t) = Cv (t) .
Much like the energy storage behavior of inductors, capacitors’ energy storage behavior is uti-
lized extensively in switched-mode power supplies (SMPSs) to smooth the flow of electrical energy
at various points in the circuit. This is certainly true at SMPS outputs, which are typically low-
























(ii − io) dt
]
Figure 53: Capacitor used for voltage filtering. As long as ii and io have equal DC magnitudes,
v maintains a constant DC value. Further, C can be chosen large enough to make ∆v as small as
desired
4.1.1 Basic Theory
Capacitors typically store electrical energy in an electrostatic field developed across a solid dielectric
between their two electrodes. There are counterexamples to this, such as ruthenium-based electro-
chemical pseudocapacitors and air-core capacitors, but they are relatively rare in practical electronic













Maxwell’s laws dictate that an electric field will develop between any two conductors with unequal
voltages; the capacitance C, usually treated as a constant, is determined by the structure of this field.
The invariance of C relies on the invariance of the capacitor’s geometry as well as the invariance of
the permittivity of any materials containing the capacitor’s field.
From a fully-known electrostatic field configuration, the capacitive quantities v, q, w, and C can







~D · ~E dV,











where M is any point on one electrode, N is any point on the other electrode. In the previous
relations, D and E assume their typical values of, respectively, electric flux density and electric field
intensity, in Maxwell’s equations, with the typical linear constitutive relation
~D = ε~E
where ε is permittivity.
4.1.2 Key Behavioral Aspects
Having such conceptually simple behavior, practical capacitors are characterized in terms of typical
nonidealities.
4.1.2.1 Nonconstant Capacitance
The assumption of constant capacitance relies on the electrical linearity (i.e. constant permittivity)
of the field-storage medium. Many materials exhibit changes in dielectric behavior as temperature
and/or voltage change. This is especially critical in signal processing applications, such as com-
munication signal filtering, where circuit or system performance can depend sharply on capacitors
maintaing precise, linear characteristics over a range of operating conditions.
However, in SMPS filtering applications, maintenance of some minimum capacitance is more
important than maintenance of a constant capacitance. This is because larger capacitance will,
in general, provide improved attenuation of voltage and current ripple, and can thus be readily
tolerated. In contrast, SMPS filter capacitors are typically optimized both to minimize physical
size as well as parasitics such as series resistance and inductance. Not surprisingly, this tradeoff
between capacitance on the one side and physical size and parasitics on the other is present across
all capacitor types. [38]
4.1.2.2 Voltage Breakdown
Arguably the most critical nonideality encountered in capacitors is dielectric breakdown. Any insu-
lating medium, even a vacuum, will allow the passage of large currents in the presence of a strong
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enough electric field. This passage of current generally comes with permanent damage to the di-
electric material, and the field at which it occurs is known as the breakdown field strength. In a
capacitor, where the dielectric geometry is fixed, this field strength is mapped to a corresponding
voltage across the device’s terminals.
Figure 54: Breakdown characteristics of common dielectric materials. [30]
A capacitor’s breakdown voltage depends strongly on the dielectric material’s intrinsic proper-
ties as well as on the dielectric thickness. As well, certain structural defects in the dielectric layer,
such as thinner-than-nominal areas, will result in lower breakdown voltage.
4.1.2.3 Dissipative Parasitics
Like any electrical component, capacitors are subject to dissipative parasitics. These can occur ei-
ther in series or in parallel with the capacitance itself. Series resistance is commonly known as
electrical series resistance (ESR), while parallel resistance is known as leakage resistance. Leak-
age resistance is determined primarily by the dielectric material’s intrinsic properties along with the
dielectric’s thickness and any structural flaws. At higher frequencies, the dielectric material itself
may experience dissipation (i.e. complex-valued permittivity), and this additional loss is also mod-
eled as leakage resistance. Series resistance is a function of the electrode material’s properties and
geometry. At high frequencies, series resistance can also present elevated resistance, due to the skin
effect-induced current crowding within the electrodes.
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Figure 55: Typical Capacitor Impedance vs. Frequency [67]. Impedances of three capacitors, values
1 µF , 0.1 µF , and 0.001 µF , are shown. Each capacitor goes through self-resonance at its own
frequency.
4.1.2.4 Reactive Parasitics
Capacitors also exhibit series inductance (ESL), due to the finite expanse of their electrodes, as
well as any leads exterior to the device. The interaction between a capacitor’s capacitance and the
prevalent parasitics is frequently modeled as a resonant RLC circuit. Figure 55 shows a typical
capacitor’s impedance as a function of frequency.
At low frequencies, the device’s capacitance presents the dominant impedance. However, as
frequency increases, the impedance due to the capacitance decreases, and the impedance due to
the ESL increases. At some frequency, called the device’s self-resonant frequency, the impedances
of the capacitance and the series inductance add to zero. At this frequency, the impedance of the





There are a number of commercially important capacitor technologies. Aluminum electrolytic and
multilayered ceramic (MLCC) varieties are the most commonly used discrete capacitor types. [64]
4.2.1.1 Multilayer Ceramic
Figure 56: Multilayer Ceramic Capacitor Construction (courtesy Walsin Technology Corp.)
Ceramic capacitors are fabricated by stacking alternating layers of conducting material and di-
electric material. The layers are cut and stacked prior to a single firing process, which simultane-
ously cures both electrode and dielectric ceramic materials. After the ceramic firing, opposing ends
of the multilayer structure are metallized to create the device’s two terminals. A typical MLCC
construction is shown in Figure 56.
MLCC capacitors offer excellent performance and density for a number of reasons. First, many
of the highest-performing dielectric materials are ceramics. Second, the multilayer construction
allows the use of very thin layers, as thin as the pre-fired ceramic materal sheets may be created,
providing for high capacitance density. Finally, ceramic materials are extremely durable, and highly
compatible with even the most demanding packaging and PCB assembly flows.
The principal disadvantage of MLCCs is the high thermal budget required for their fabrication.
Ceramic firing typically happens well above 1000 C, precluding the integration of MLCC fabrica-
tion with most electronics fabrication processes.
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4.2.1.2 Electrochemical Double Layer
Electrochemical double layer capacitors (EDLCs) are a relatively new breed of capacitor that offer
very high energy storage densities. First described in a 1957 patent issued to Howard Becker [28],
EDLCs consist of a solid electrode immersed in a conductive electrolyte. [16].
There is no directly-constructed dielectric layer; rather, the electrolyte naturally develops a very
thin nonconducting region in the vicinity of the electrode. This nonconducting region is known as
the electrochemical double layer, and it is formed as charge carriers in the electrolyte diffuse into,
and adhere to, the conductive electrode. As more charge carriers deposit onto the electrode, an elec-
trical potential develops between the electrode and the bulk of the electrolyte until an equilibrium
is reached. The nonconducting region is known as the electrochemical double layer (EDL), and its
charge storage capability is the source of an EDLC’s capacitance.
The EDL is not able to withstand voltages far above 2 V, as most electrolytes become subject
to hydrolysis at these potentials. However, the EDL can provide high per-area capacitance, on the
order of 15-50 µF /cm2. At the same time, since the EDL is spontaneously formed at the liquid-
solid interface, without the precondition of having any particular dielectric material deposited, it is
extremely conformal to the electrode. In the presence of electrodes with large surface area, such
as those made from pressed carbon powder, the EDL’s high effective surface area outweighs its





Electrolytic capacitors offer high density and low cost. Electrolytic capacitors are formed through
the electrolytic growth a thin layer of oxide on a metal electrode. This electrolytic oxidation, or
anodization, gives a dielectric layer with extremely precise thickness control as well as high quality
and conformality. As well, the metal electrode can be pre-treated to provide extremely high surface
area.
There are two principal varieties of electrolytic capacitors, each identified by metal that forms
the anode: aluminum and tantalum. Aluminum electrolytic capacitors utilize aluminum foil as the
anode. Prior to anodization, the foil’s surface area is amplified by a brief wet etch that selectively
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dissolves grain boundaries. The anodes of tantalum electrolytic capacitors are typically masses of
very small tantalum particles that have been pressed into a rigid, porous structure [37].
After the oxide layer is grown, the second capacitor electrode, the cathode, is deposited over
the anode. To achieve the desired conformality, a liquid-phase cathode, i.e. a conducting liquid, is
typically used. Vacuum can be used to help remove any gas trapped in the anode’s surface area-
enhancing features (pores for tantalum anodes, trenches for aluminum anodes). Practical contact is
made to the liquid cathode is accomplished by bringing a mass of inert metal into contact with it. An
electrochemical double layer will form at the cathode’s liquid-solid interface, nominally creating
a parasitic capacitance within the cathode. However, this capacitance does not affect the overall
device’s behavior; not only is the parasitic capacitance much larger than that of the electrolytic
oxide layer, but the electrochemical double layer is easily punctured and its capacitance thereby
shunted around. However, it is still important to choose an appropriate material for the solid cathode
electrode, to facilitate EDL puncture and minimize the resistance at the puncture points.
Even the most conductive liquids give far higher bulk resistivity than metals, leaving electrolytic
capacitors with a correspondingly higher series resistance. This is universally undesirable and is
mitigated by locating the solid portion of the cathode as close as possible to the anode, thus mini-
mizing the mean path that charge carriers must travel. To minimize reliability issues due to evapora-
tion of the liquid portion of the cathode, low-vapor-pressure organic solvents such as poly ethylene
glycol (PEG) are preferred in practice.
For tantalum electrolytic capacitors, manganese dioxide (MnO2), a solid semiconductor, can be
used as a cathode material. MnO2 is still significantly less conductive than a metal, but it is much
more conductive than liquid electrodes. MnO2 is formed by immersing the anodized anode in an
aqueous manganese nitrate (MnNO3) solution, and then removing the anode and heating it to 140 C.
As the water is boiled off, a thin layer of solid MnNO3 is left on the tantalum anode. The MnNO3 is




Thin film capacitors are utilized heavily in IC design to provide on-chip capacitance. Many types
of circuits, both digital and analog, require capacitors, In cases where the required capacitance is
small enough or on-chip integration is valuable enough, the capacitor can be fabricated along with
the MOSFETs.
There are two typical thin-film constructions: gate oxide and metal-insulator-metal. In gate
oxide capacitors, the thin layer of silicon dioxide used to form MOSFET gates is used to create
capacitors. In metal-insulator-metal (MIM) capacitors, a very thin layer of insulating material is
deposited on top of a metal layer, and a second metal layer is deposited on top of the insulator,
producing a metal-insulator-metal “sandwich.” MIM capacitors offer higher density and a wider
variety of dielectric materials than gate oxide capacitors, but at the cost of diminished stability over
temperature and process variations as well as the extra processing steps. [34].
4.2.1.5 High-performance capacitors
Capacitors’ performance is generally proscribed by the dielectric material. Variation over tempera-
ture and voltage, as well as leakage dissipation, are principally due to the dielectric. In applications
where the best performance is needed, polymer and mica are frequently preferred dielectric mate-
rials. In cases where extremely low losses and minimal variations are demanded, air or vacuum
can serve as the dielectric. To achieve very high breakdown voltages, such as seen in power grids,
certain oils can be used as a dielectric material. The major disadvantage of all of these capacitor
types are their relatively high cost and low capacitance density. Particularly for oil and vacuum
capacitors, packaging costs can be very high.
Certain polymers, such as polypropylene, exhibit an important behavior known as self-healing.
In a generic capacitor, a breach in the dielectric layer will obviously lead to increased leakage
current, as well as a potentially catastrophic amount of heat dissipated in a very small volume. In
a self-healing capacitor, such a breach will, due to the high-temperature interaction of the electrode
and dielectric materials, devolve into a nonconducting region. In this sense, any points of failure in
the capacitor’s dielectric are "healed."
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4.2.2 Microfabricated Capacitors
A large number of approaches exist to the microfabrication of capacitors. These are all based
on combination of the formation of high surface area structures and the deposition of a suitable
dielectric material, and a subsequent second electrode, on top of the high surfare area structures.
Several such constructions are reviewed in subsection 3.1.1, with particular attention paid to the
formation of the initial high surface area structure; examples include [6]. and [31].
The utility of microfabricated capacitors is augmented by the wide array of dielectric materials
that can be deposited onto high surface area structures. Whereas electrolytic constructions only
allow for one type of dielectric material (e.g. aluminum oxide or tantalum oxide), microfabricated
capacitors may employ any material, either to tailor its performance, or to extend its performance
as new materials are developed. A number of extremely high-k dielectric materials, such as barium












Figure 57: Microfabricated capacitor schematic
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The sacrificial multilayer plating process described in Chapter 3 offers a number of advan-
tages for capacitor implementation. Most importantly, it gives extremely high specific surface area,
promising very high capacitance density. But it also gives access to a very wide device design space,
allowing basically free choice of electrode thickness and dielectric thickness, as constrained only
by available volume. At the same time, this is all achieved with a very low thermal budget – under
200 C – and full CMOS backend compatibility.
The capacitor construction demonstrated here is somewhat similar to that of electrolytic ca-
pacitors: a single, contiguous metal structure with high surface area is used as an anode, and a
conducting liquid is used as a highly conformal cathode. However, in this new construction, the
capacitor’s dielectric layer is deposited onto the anode, rather than electrolytically formed at its
surface. Figure 57 shows a schematic of the microfabricated capacitor.
4.3.2 Design
4.3.2.1 Lateral Geometry
One of the dominant difficulties anticipated with this capacitor’s development was the fragility of
the anode’s layers. This was addressed by designing the anode as an array of doubly-supported can-
tilevers, or air bridges. The coalescence of the air bridge arrays and their supports into a monolithic










Figure 58: Plating Mask Design for Air Bridges and Supports. Two distinct features – air bridges
and supports – are created by a single plating mask.
bridges and their supports from the monolithic structure. This is accomplished via a timed etch of
the sacrificial layers, and is illustrated in Figure 59.
A variety of air bridge arrays were designed. In all cases, the air bridges were 15 µm wide,
and the columns supporting them were 100 µm wide. All anode structures had outer dimensions
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The following table summarizes the calculated areas and perimeters of the fabricated air bridge
array structures, both before and after the 10-minute sacrificial etch.

















X 360 µm 75 µm 16 × 3 0 µm 0.857 mm
2 47.63 mm
10 µm 0.459 mm2 12.4 mm
Y 130 µm 45 µm 24 × 6 0 µm 1.311 mm
2 56.27 mm
10 µm 0.804 mm2 21.8 mm
In an etched multilayer anode, the total surface area A is given by:
A = nKhK PK + nChCPC + AK + 2nC (AK − AC)
where nK , hK , AK , and PK are the number, height, area, and perimeter, respectively, of the structural
layers, and nC , hC , AC , and PC are the number, height, area, and perimeter, respectively, of the
sacrificial layers. Since the structural layers are unaffected by the sacrificial etch, their area and
perimeter can be taken as that of the unetched geometry (etch depth = 0 µm ). This allows the
following substitutions into the total area equation above:
AK = AG (s)|s=0
PK = PG (s)|s=0
AC = AG (s)|s=−10µm
PC = PG (s)|s=−10µm
where AG (s) and PG (s) are the area and perimeter of the plated multilayer structure. Further, in all
multilayer structures produced, the structural and sacrificial layers were of equal height h:
hK = hC = h
Combining these, the total anode area can be expressed in terms of the quantities given in Table 2:
A = h
[
nK PG (0) + nCPG (−10µm)
]
+ AG (0) (2nC + 1) − AG (−10µm) (2nc)
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nK PG (0) + nCPG (−10µm)
]
+ AG (0) (2nC + 1) − AG (−10µm) (2nc)
)
(24)
Evaluating this equation for the characterized capacitors, which had 10 structural layers and 9
sacrificial layers, all of height 4 µm yields, and a 100 nm alumina dielectric layer gives the expected
areas and capacitances shown in Table 3. The dielectric layer was a composite of 100 nm alumina
(εR = 7) and a parylene coat of 250 nm (εR = 3.5) on the top surface of the anode and outer edges
of the layers.
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Figure 60: Capacitor Fabrication Flow. A multilayer nickel structure is formed on top of a nickel
basepad, and then partially released. Onto this multilayer structure, a layer of alumina is de-
posited using atomic layer deposition (ALD). Finally, a liquid-phase eletrode is added and vacuum-
infiltrated into the multilayer structure.
The fabrication flow for the microfabricated capacitors is shown in Figure 60. The sacrificial
multilayer plating process was used to form a multilayer structure, with nickel as the structural ma-
terial and copper as the sacrificial material. A timed etch was used to partially release the multilayer
structure. Trimethylammonium (TMA) and water were used as precursors for the ALD deposi-
tion of alumina, the capacitor’s dielectric layer. An aqueous solution of nickel sulfate, boric acid,
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of the cathode well or cathode lead attachment. The recommended temperature for the ALD process
was 250 C, but it was found that this produced very high incidence rates of delamination, affecting
over 50% of the samples on a given wafer.
A twofold solution was adopted to mitigate this problem. First, to minimize steady-state CTE
stress, the ALD process temperature was lowered to the minimum allowed value of 200 C. As
well, to minimize the effects of thermal transients, the ALD chamber was cooled to 100 C during
loading and unloading of the wafers. A 10 C/min thermal ramp was used during the heating of
the ALD chamber to 200 C, and during the cooldown from 200 C back to 100 C. These solutions
were found to be sufficient to lower the delamination yield losses to lower than 10%. Further, the
parylene overcoat, discussed in the next section, also would have helped minimize the effects of
minor delaminations.
4.3.3.2 ALD Nonidealities
Another fabrication issue that demanded considerable effort to manage was nonideal behavior of
the ALD process. In principle, ALD is capable of producing extremely conformal layers of tightly
controlled thickness. However, in practice, the ALD machine used in this work produced noticeably
uneven coatings, as shown in Figure 62 and Figure 63.
Figure 62 shows the process’s tendency to deposit rapidly at the outer edge of the layers, prob-
ably due as much to simple mass transport issues as to the beading of water vapor at the sharp layer
edges. Also shown is the tendency of this relatively rapid deposition rate to bridge the gaps between
layers. The presence of thicker dielectric or even gap bridgements was not a critical issue for the
capacitor’s performance. However, this almost certainly served to inhibit mass transport into the
trenches, both during subsequent ALD cycles as well as during liquid cathode infiltration.
The incomplete ALD layer coverage shown in Figure 63 probably presents a more serious prob-
lem. Although this image shows an air bridge in which the sacrificial copper was not fully removed
– a pathological case which was putatively not present in the characterized devices – the same inter-
face conditions would exist within the air bridge supports. The interface conditions would consist
of an uneven boundary of residual copper, which would potentially contain trapped etch residue as






an RC circuit i (t) during charging and discharging of the capacitor is given by
i (t) = I0e
−t
τ (31)
where I0 is a constant value, and τ is the RC time constant. The observed voltage across this resistor,
vR (t), obtained using the oscilloscope’s waveform arithmetic functionality, is a time series of values:
vR (tn) = RS i (tn)
where n is an integer that indexes the waveform’s constituent datapoints, and tn are the time values
at the corresponding datapoints.
Figure 69: Capacitor Characterization Waveform Analysis. The exponential decay regime of the
waveforms was manually identified, and analyzed with a semilog-scale linear regression.
A linear fit can be used to extract τ from a set of vR (tn) datapoints. First, the analytical equation
for i (t) is manipulated into a form compatible with linear regression:
i (t) = I0e
−t
τ (32)







ln i (t) =
−t
τ
+ ln IO (34)
ln i (t) =
−t
τ
+ ln IO (35)
Next, the equation is converted into discrete time (tn substituted for t) and current is rewritten in









+ ln IO (36)
ln vR (tn) =
−tn
τ
+ ln IORS (37)
yn = mxn + b (38)
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where
yn = ln vR (tn) (39)





b = ln I0RS (42)
Successful application of linear regression using this formulation will permit, finally, an expression
for τ:




Using the above analysis, the data from the characterized samples indicated the device characteris-
tics shown in Table 4.























380 760 575 1046 1.24 84.3 2.11
X 380 760 2119 3519 3.68 195 3.42
Y 380 760 575 1046 3.33 435 2.89
4.3.5 Discussion
The results in table Table 4 agree reasonably well with the expected values for capacitance (3.7
nF for Device X, 4.6 nF for Device Y). One of the dominant sources of uncertainty in estimating
the capacitance is the conformality of the 250 nm parylene overcoat layer. The analytical model
assumed that the parylene only deposited on the top surface of the anode and along the outer edges
of the layers. In reality, this assumption underestimates the conformality of parylene’s conformal-
ity, thereby underestimating the thickness of the actual dielectric layer. This poorly-controlled and
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poorly-modeled conformality could explain the difference seen between Device Y’s expected ca-
pacitance and its actual capacitance. In Device Y, the considerably shorter air bridges (130 µm vs
Device X’s 360 µm ) likely exhibited less sagging and stiction-related deformation, thus facilitating
deeper penetration of gas-phase parylene. Adjusting the expected penetration depth s of the pary-
lene from the implicit value of 0 to a modest value of -5 µm lowers Device Y’s expected capacitance
to 3.5 nF, much closer to the observed value.
Also worth noting is the large increase in all three device attributes (C, RS , and G) during vac-
uum infiltration in Device X. Certainly, capacitance and leakage current can be expected to increase
as a greater area of contact is achieved between the liquid cathode and the dielectric layer. However,
the series resistance RS should also exhibit some increase as the electrolyte enters further into the
anode’s trenches, since current carriers have to travel significantly further to access the capacitance
found at the far reaches of the trenches. Thus, the increase in these quantities is in perfect agreement
with the qualitatively expected behavior that would come with a successful vacuum infiltration step.
These results demonstrate the capability of the sacrificial multilayer plating process to produce
very high surface area structures. Clearly, these are not high-performance capacitors, but they do
establish a plausible path towards a family of devices with excellent capacitance density (as high as
45 nF/mm2 for 100-layer structures) and a high degree of flexibility, both in design and fabrication.
4.4 Conclusions
4.4.1 Utility of Sacrificial Multilayer Plating
The results presented in this chapter show, most importantly, what they were intended to: that the
sacrificial multilayer process described in Chapter 3 is a powerful way to achieve high surface area
throughout relatively large microfabricated structures. The high capacitance densities achieved, as
well as the dramatic increase in density seen with vacuum infiltration, prove that the anode structures
produced by sacrificial multilayer plating have high surface areas and high aspect ratio features.
Further, it can be seen that the nonidealities of the dielectric layer deposition and of the liquid
cathode infiltration process present dominant limitations to the achievable capacitor performance.
The requirement to include a parylene deposition step to overcome dielectric layer issues at the layer
edges led to a considerable decrease in observed capacitance.
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4.4.2 Inestimable Need for Robust Packaging
A secondary theme in this work was the primacy of packaging. The overall design of the device
was, of course, thought out from the beginning of the design process. But, a more robust approach
to the device assembly process – everything that happened after the sacrificial release etch of the
anode structure – would have allowed much easier experimentation, and a considerable increase in
the scope of the results.
This capacitor was not intended to be subjected to vigorous, long-term use. Creating the cathode
wells, handling the devices, maintaining the liquid electrode, and attachment of the test leads were
all executed with the proscribed intention of device-level characterization. Still, these steps proved
to be a source of an unexpectedly large set of technical challenges.
4.4.3 Indispensability of ALD
Another dynamic well illustrated by this work is the great utility of atomic layer deposition. Al-
though it is a relatively slow deposition process that is subject to its own set of nonidealities, it
was a key enabler of this work. Its well-documented ability to deposit a highly conformal layer of
tightly-controlled thickness served as a solid foundation of known behavior upon which the features
of the microfabricated anode could be evaluated. Alternative deposition approaches, such as CVD
or PECVD, would have introduced a prohibitive amount of development and characterization work,
if they would have been capable of adequate conformality at all.
As well, ALD deposition of a wide range of dielectric materials, including barium strontium
titanate (BST), is widely reported. With improved ALD deposition as well as access to the full set
of ALD-compatible materials, it is estimated that the capacitance density of these devices could be
increased by at least two orders of magnitude.
4.4.4 Future Improvements
There is much room to improve the capacitors, beyond the dimensions of packaging and ALD
dielectric materials already discussed. One of the key barriers to the practical use of this capacitor
is its high ESR. Use of a solid-phase cathode would be very helpful in reducing the ESR. Numerous
conductive polymers are available for this role, as well as manganese dioxide (MnO2), which is
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widely used as a second electrode in solid tantalum capacitors [37].
Another major improvement in this device could come from the incorporation of an electrolyti-
cally formed dielectric. Electrolytic dielectrics offer the dual advantage of good control over thick-
ness, as well as low pinhole density, due to the self-passivating nature of electrolytic oxide forma-
tion.. ALD deposition of aluminum has been reported, and this could serve as an ideal precursor to





This chapter presents the application of the extensions to the sacrificial multilayer plating process,
presented in Chapter 3, to produce inductors with magnetic alloy cores that are capable of support-
ing high switching frequencies. Electrodeposited magnetic alloys, such as permalloy, offer many
benefits as magnetic core materials. They provide higher saturation flux densities and lower coer-
civities than ferrite materials [66]. Moreover, whereas ferrites generally require high-temperature
firing, magnetic alloys are deposited at low temperatures, permitting their integration onto silicon
wafers.
However, magnetic alloys, due to their good electrical conductivity, are prone to the presence of
excessive eddy currents. At high switching frequencies, these eddy currents introduce high losses in
magnetic materials. As well, eddy currents in a magnetic core will prevent utilization of the core’s
full volume of magnetic material, as described by the concept of skin effect.
A viable method for defusing the development of eddy currents in a magnetic core would al-
leviate these often prohibitive effects. Lamination of a core structure is a simple and well-proven
technique for suppressing eddy currents. The sacrificial multilayer process can be used to create
magnetic cores with extremely high degrees of lamination. This goal is pursued with the express
purpose of reducing eddy current losses. The design and implementation of such highly laminated
cores is presented.
Additionally, thorough attention is paid to measuring the core loss of these inductors, as loss
measurements are key to not only establishing their utility in high-efficiency power converters, but
also to confirming the expected suppression in eddy current losses. Toward this end, a new test
system for measuring core losses at high frequency and high magnetization levels was constructed.
Finally, advanced numerical curve fitting techniques are used to elucidate the proportion of mea-






Figure 70: Conceptual Representation of Highly Laminated-Core Transformer
The generic design of the highly laminated inductor is shown in Figure 70. Three are three main
components to the design of this inductor: magnetic core design, winding design, and packaging
design. The core design was based largely on the knowledge gained in the extending of the sac-
rificial multilayer process, as presented in Chapter 3. The winding design entailed navigating an
array of potential approaches. The packaging design required simultaneously addressing a num-
ber of needs, including winding integration, mechanical protection of the laminated core, and easy




In analyzing and designing the magnetic operation of the inductor’s cores, a few simplifying
assumptions were made. First, ideal symmetry was assumed along the thickness direction. This
allowed the core’s design to be considered in only the two lateral dimensions.
Second, it was assumed that all magnetic flux would arrange into eikonally- related paths within
the magnetic core. This concept is illustrated in Figure 71. It enabled a straightforward analytical
approach using the eikonal analysis conventions detailed in Appendix A. It also includes the implicit
assumption that all magnetic flux is contained within the core (i.e. zero leakage flux).
Finally, it is assumed that the magnetic circuit behaves symmetrically along the length of each






Figure 71: Organization of magnetic flux into eikonally-related paths
This is a highly expedient framework for the analytical modeling carried out below.
Closed Core
It was decided that the cores would be closed cores, meaning they would not incorporate any
longitudinal air gaps. While including an air gap would allow better control over the inductor’s
device-level behavior, particularly controlled inductance and increased saturation current, not in-
cluding the air gap conferred a number of compelling advantages to this of research.
First and foremost, it was found that these cores would not produce very large inductances – in
most cases, not much higher than 1 µH. Compared to conventional cores, it is the extremely low
thickness of these microfabricated cores that accounts for their low inductance. Higher inductance
is desirable not only for use of these inductors in practically-sized SMPSs, but also to limit the
magnitude of required capacitance for the chosen balanced reactivity measurement scheme.
Second, a non-gapped core strengthens the grounds for the assumption that all flux is contained
in the core, and that it arranges into eikonally-related paths. Including an air gap would not only raise
the core’s reluctance, but would also introduce a potentially sharp sensitivity to vertical misalign-
ment. These factors would not only exacerbate field fringing at the air gap, but a poorly controlled
and potentially intractable quantity of fringing. Furthermore, any curvature of the cores near the air
gap would raise the spectres of self-demagnetization and oblique eddy currents at the boundaries of
the air gap, again introducing potentially dominant uncertainty into the core loss measurements.
Finally, a non-gapped core would offer secondary advantages in the process of gaining insight
into core losses. This is mostly because greater flux will be generated with a smaller amount of
coil current. This will reduce the magnitude of nuisance losses associated with coil current, such
as image eddy currents and resistive losses. As well, by removing the requirement for mechanical
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means to maintain alignment across a gap, many unknowns, and potential parasitic pathways (ex.





Figure 72: Organization of magnetic flux into eikonally-related paths
Figure 72 shows the orientation of the eikonal coordinate s used in modeling of these cores. s
is always taken to be perpendicular to the flux paths, and is equal to s0 at the inner margin of the
core, and equal to s1 at the outer margin of the core. In the simple case of a ring-shaped core, s is
identical to the radial coordinate r in a polar coordinate system.
Most importantly, for each value of s, a path length l (s) is defined. Due to the simple geometric
nature of the cores analyzed, and the assumption of flux path geometries, the path length l (s) varies
linearly with s. l0 is defined as the shortest path length for a given core, or, equivalently, l (s0);
likewise, l1 is the longest path for a given core, occurring by assumption at its outer margin, or
where s = s1.
With these simple conventions, the expected reluctance R of a given core can be easily derived.
First, since the integration will be done across parallel core segments, the core’s behavior is treated













where h is the height of the given segment (left unbounded throughout this analysis), w is the
width of the segment, and µ is the material’s permeability. Using this to develop dG, a differential
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with the width w taken to be ds, and the permeability rewritten as the product of µR and µ0, relative



















A change of coordinates from s to l, based on their linear relationship
l (s0) = l1 (50)









































































With the introduction of a core-specific figure of merit AL, the inductance calculation can be, for















The assumption that the magnetic flux would arrange into eikonally-related paths was heavily
relied upon in the design of the cores’ plating masks. Fundamentally, the core was laminated along
the s coordinate (i.e. transverse direction), meaning it was divided into a number of geometrically
alike, concentric “tracks.” This is shown in Figure 73. By assumption, this division will not affect
the cores’ magnetic behavior, since the magnetic flux is presumed to flow parallel to the trenches
formed between tracks.
solid construction transverse laminations bridged gaps
Figure 73: Conceptual Evolution of Plating Mask for Laminated Magnetic Cores
Introducing these transverse divisions was desirable for two reasons. First, it would limit the
potential impact of any in-plane eddy currents by cleaving these currents’ paths. These were not ex-
pected to be a factor, as they are not conventionally considered for flat laminations. However, if the
microfabricated laminations developed any out-of-plane curvature, these eddy currents might intro-
duce uncertainty. More importantly, the trenches produced by these transverse divisions facilitated
mass transfer during the laminations’ release etch.
As a practical matter, it was found that it was advantageous to periodically bridge the trenches
between tracks; this, too, is shown in Figure 73. These bridges kept each core layer as a laterally
contiguous structure, greatly increasing the core’s mechanical integrity.
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As well, these bridges play an important role during the multilayer plating process. The for-
mation of an unbridged trench by plating through a mask would necessitate a continuous track of
photoresist. This continuous track would be subject to stress-induced deformation and, perhaps,
delamination during the plating process. The bridges across the gap amount to breaks in this contin-
uous track of photoresist, eliminating the accumulation of intrinsic stresses across the track’s entire
length.
Core Variants
A number of core geometries were designed, but the inductance factor AL was held to one of two
constant values across all designs. While many of these geometries were successfully released and
qualitatively confirmed as inductors, only ring-shaped cores with AL of 198 pH/(µm ·turn2) were
characterized.
Table 5: Microfabricated Core Plating Mask Geometries
Ind. factor AL Shape of path s0 s1 Number Track Etch hole
[pH/µm ·turn2] at s = s0 [mm] [mm] of tracks width [µm ] width [µm ]
198 circle 1.5 5.0 14 205 50
198 circle 1.5 4.6 5 540 100
198 circle 1.5 4.3 5 520 50
198 circle 1.5 4.6 5 540 100
130 circle 2.0 4.4 9 220 50
130 circle 2.0 4.1 4 475 50
130 circle 2.0 4.2 4 480 100
130 square 3.0 7.8 9 220 50
130 square 3.0 7.1 4 475 50
130 square 3.0 7.5 4 490 100
130 2:1 rectangle 2.0 6.1 9 470 50
130 2:1 rectangle 2.0 6.5 4 490 100
130 4:1 rectangle 1.5 7.3 10 245 50
130 4:1 rectangle 1.5 6.7 5 480 50
5.2.2 Winding Design
Several options were considered for adding the windings to the cores, to yield inductors. Microfab-
ricated windings might have offered considerable advantages, including higher turn count, reduced
handling demands during sacrificial release of the core layers, and direct integration onto other mi-
crofabricated systems. However, the development of microfabricated windings would have added
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Figure 74: Plating Masks for Magnetic Cores. The rectangular grid was part of the mask used. It
served to prevent the lateral accumulation of shear stress in the thick photoresists used.
the core.
Accordingly, manually wound wire was used to create the inductor windings. Modern magnet
wire is available in in diameters down to 20 µm – smaller than could have been conveniently attain-
able with a 3-dimensional winding microfabrication process. Keeping the diameter of the copper
conductors on the order of the skin depth of copper at the frequencies of interest (60 µm at 1 MHz to
20 µm at 10 MHz) is an important part of minimizing the winding losses, and obtaining a tractable
model of core losses. Also, modern magnet wire is readily available in litz wire configuration, a
multi-conductor arrangement which contains multiple strands of individually insulated wire, inter-
twined in a pattern that distributes conductor proximity effects equally between all conductors. This
helps not only minimize losses, but also make the winding losses more repeatable and predictable
between devices.
5.2.3 Packaging Design
Much of the top-level device packaging approach chosen for these inductors is embodied in the
design of the bobbin assembly. The construction of the bobbin is shown in Figure 75. This bobbin
has three critical provisions:
• an annular cavity for holding the magnetic core, including thick outer walls to prevent contact
between the litz wire and the top surface of the magnetic core;










Figure 75: Full bobbin assembly
terms of both turns count and spatial configuration, can be achieved across all characterized
samples; and
• a thick, rigid hardframe for manual handling, with highly compliant mechanical connections
to the inner portion of the bobbin, to reduce the chance that improper handling would induce
any bending of the magnetic core.
The need for each of these provisions was discovered through trial and error, particularly driven
by the yield of the inductor assembly and test process. In particular, the hardframe feature evolved
over several batches of fabrication and assembly. In addition to allowing for robust manual handling,
the hardframe also protects the delicate magnetic core from incidental damage and also articulates
with features in the characterization PCBs, again providing repeatable interconnect.
The fabrication of the bobbin assembly consists of two separate assembly steps, as suggested by
Figure 75: the fabrication of the bobbin proper, and the assembly of the hardframe onto the bobbin.
Four #2-56 screws, one in each corner, are used to hold the entire assembly together. The holes in
the bottom hardframe are threaded to receive the #2-56 screws.
The bobbin itself was fabricated with a laser machining process, diagrammed in Figure 76.
Two dissimilar polymer materials – ultra high molecular weight (UHMW) polyethylene (PE) and
polyester – were laminated together and then laser machined. By varying the laser machining pa-
rameters, mainly laser power and sweep speed, it was possible to selectively machine this laminate.
The UHMW-PE was extremely resistant to the 10.4 µm CO2 laser used, while the polyester was
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high-power












1) lamination of sheets 2) full-depth laser cut 3) limited-depth laser cut
4) removal of annulus 5) finished bobbin 6) addition of magnetic core











Figure 77: Completed bobbin with winding. The pictured device is also the air-core sample “AC14,”






Figure 79: Laminated Cores on Wafer
resolution limit of the SEM used (Hitachi 3700). Figure 81 shows magnetic cores in the final liquid
laminations thinner
than SEM pixel size
Figure 80: SEM micrograph showing multiscale character of laminated cores
release step, which is the infiltration of polystyrene-bearing MEK into the interlayer gaps.
5.4 Approach to Inductor Characterization
5.4.1 Emphasis on Power Loss Measurement
The highly laminated construction of these inductors’ cores, and the associated intention of reducing
eddy current losses in the core, serves as the centerpiece of both the devices’ purpose as well as
their implementation. Accordingly, the characterization of the inductors was focused on exploring
the effectiveness of this construction at controlling eddy current losses.
However, given the lack of experimental methods for directly measuring eddy current magni-
tudes, the characterization could be focused no narrower than on the total core loss, and, in fact, on
106
magnetic cores in final 
methy ethyl ketone (MEK) release
magnetic core disintegrating
during final MEK release
Figure 81: Laminated cores undergoing final release (cf. Figure 51, Chapter 3)
the total power dissipation within the inductor. From these total power loss results, known effects
could be removed through numerical compensation, and core loss mechanisms could be separated
through numerical curve-fitting. The mathematical theory behind the latter procedure is detailed in
Appendix B.
5.4.2 Survey of Loss Characterization Approaches
There are a number of techniques for measuring energy dissipation within a magnetic material.
There are three governing assumptions across all such techniques:
• first, that all energy added to the core is carried over the terminals of whatever windings are
utilized;
• second, that all energy added to the core is either returned via the windings’ terminals, or
dissipated as heat within the core; and,
• third, that all energy dissipated as heat within the core is classified as core loss.
The second assumption implies that all all energy added to the core is removed only by electro-
magnetic induction or by thermal conduction or convection. This in turn entails that any other
phenomena capable of transferring energy away from the core, including mechanical actuation and
electromagnetic radiation, may be ignored.
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5.4.2.1 Calorimetric
Calorimetric loss measurement exploits the assumption that all core loss manifests as heat produced
internal to the core. Operating the core at a controlled excitation level for a known amount of
time, then, amounts to the production of a generally unknown quantity of heat energy within an
enclosed volume. Measuring this unknown quantity of heat, is precisely the problem addressed by
the technique of calorimetry.
In a calorimetric measurement, the unknown quantity of released heat energy, Qunk is confined
within a system with a well-known heat capacity mC . This heat produces a rise in temperature ∆T ,
and these quantities are related as
Qunk = mC∆T (64)
establishing that if mC is known and ∆T can be accurately measured, Qunk can be trivially calculated
[76].
In a calorimetric core loss measurement application, Qunk would be equal to the total energy




Pcore (t) dt (65)
where Pcore (t) is the total power loss within the entire core volume at time t. Since calorimetric
measurements necessarily involve some amount of temporal averaging, it is convenient to regard
core loss as a time-invariant quantity, symbolized simply as Pcore.
Qunk = tonPcore (66)
This is a well-justified assumption since, at frequencies on the order of 1 MHz, magnetic excitation,
and presumably core losses, will vary over timescales 1 µs or less, while the run times ton will need
to be on the order of 1 second or more to achieve substantial heat accumulation.
The primary difficulty with calorimetric systems is controlling parasitic heat flows. Considering
all parasitic heat flows as a single, time-averaged flow Pp, and assuming that these occur not only
over the core energization period ton but also the additional time tmeas required to measure the system
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temperature, the extracted magnitude of Qunk becomes










It can be seen, then, that any uncertainty in Pp will translate into a larger amount of uncertainty
in Pcore. Minimizing the impact of Pp can be accomplished by minimization of its magnitude or by
highly accurate characterization. As Pcore becomes very small, the most minor components of Pp,
such as conduction through winding leads, blackbody radiation, and even conduction into moderate
vacuum environments can become dominant limitations. As well, highly accurate characterization
of Pp can become onerous, involving characterization not only over internal calorimeter temperature
T , but also over ambient temperature Tamb.
As well, accurate determination of the temperature rise ∆T itself can become difficult if it is not
large enough. Again, as Pcore becomes small, achieving a substantial ∆T will require minimizing
the heat capacity mC . However, since the calorimetric system must involve, at a bare minimum, the
core itself, absolute minimization of mC means having the core material itself dominate mC . This
may introduce an unacceptably high lower limit on mC by itself. But, the core’s heat capacity is
given by:
mC = mcoreC (69)
= ρvcoreC (70)
where ρ is the density of the core material, C is its intrinsic heat capacity, mcore is the total core
mass, and vcore is the total core volume; This means that uncertainty in determining any one of the
three quantities occurring on the right hand side of Equation 69 can introduce dominant uncertainty
into mC .
Calorimetric core loss measurement is particularly incompatible with the highly laminated cores
presented in this thesis. The high aspect ratio trenches formed between laminations can trap residual
material, introducing relatively high uncertainty into measurements of the core’s mass or volume.
This, in turn, limits the accuracy with which the core’s heat capacity can be determined.
Another issue with using calorimetric loss measurement in this work is that the high aspect ratio
of the laminations themselves creates can create a high-impedance path for heat conduction to the
109
periphery of the core. This can create significantly uneven thermal profiles within the core, adding a
nuisance factor to experimental measurements of core loss. As well, it directly increases the thermal
time constant for the system, entailing that a large settle time be incorporated into the temperature
measurement time, consequently compounding the impact of parasitic thermal paths. The impact of
this can be seen by considering Equation 68, where tmeas is the measurement time, and Pp represents
any parasitic power leakage.
5.4.2.2 Wattmeters
The assumptions involved with conventional core loss measurement equate the core loss with the
net electrical energy delivered to the core, via the attached windings. Therefore, knowing only the
current and voltage on the windings, it is possible to determine the energy lost in a magnetic core.
P (t) = v (t) i (t) (71)
W (t1, t2) =
∫ t2
t1
P (t) dt =
∫ t2
t1









v (τ) i (τ) dτ (73)
Given any two-terminal electrical device, Equation 71 can be used to calculate the net electrical
power delivered to the device, and Equation 73 can be used to calculate the averaged power dissi-
pation.
Wattmeters are instruments that carry out precisely this procedure: they measure the device’s
voltage and current, and calculate the net power. If a magnetic core has only one winding attached,
and the losses in the winding are known, its core loss can be measured with a wattmeter.
Hall Effect Wattmetering
Hall effect wattmeters make use of the implicit multiplication effected by Hall effect sensors.
Their conceptual operation is shown in Figure 82. [1] The Hall sensor generates a voltage vH
at its output terminals that is proportional to both the current passing through it, iH , and to its
perpendicular magnetic field B:
vH (t) = RHiH (t) B (t) (74)
where RH is the Hall constant. A Hall effect wattmeter is created by arranging the circuit so that
the two time-dependent quantities on the right-hand side of Equation 74 become proportional to
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Figure 82: Two Varieties of Hall Effect Wattmeters. In both,the ability to create a magnetizing
current iV that is proportional to V is essential.
i (t) and v (t), respectively, the current through and voltage across the two-terminal device under test
(DUT).
Two possible arrangements are shown in Figure 82. In both arrangements, a resistor RV , with
a relatively low resistance, is used to create an energizing current iv (t) that is proportional to v (t).
One of the two currents iv (t) or i (t) is passed through a coil that produces an appropriately-directed
magnetic field B (t), of directly-proportional flux density. The current not passing through the coil
is then used to energize the Hall effect sensor (i.e. as iH (t) in Equation 74.
Consequently, in ether Hall effect wattmeter arrangement, the Hall sensor output voltage vH (t)
is directly proportional to the DUT’s power dissipation. This voltage can then be integrated, either
digitally or with an analog integrator, to give an accurate measurement of average power.
Thermocouple-based Wattmeter
Figure 83: Thermocouple-based Wattmeter
Figure 83 shows a thermocouple- based wattmeter. [1] It is assumed that the two thermocouples
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are perfectly matched, and that they generate voltages e1 and e2, which are proportional to their
internal power dissipation, which is proportional to the square of their currents, i1 and i2 respectively.
It is also assumed that the bias resistor R is much larger than the thermistor resistances r, which are
also assumed to be approximately constant over temperature. In this case, the difference between
the thermocouples’ currents can be taken as




















= k1k2 (vLiL) (79)
Thus, the voltage difference ∆e can then be used as a dynamic output that is exactly proportional
to the DUT’s consumed power.
Note that this approach relies on two implicit physical assumptions. First, this wattmeter re-
quires a linear relationship between the power dissipated in a thermocouple and its corresponding
temperature increase. This requires a constant thermal resistance between the thermocouple and the
ambient environment; certain cooling mechanisms create a nonconstant thermal resistance. As well,
the thermal time constant of the thermocouples must be much smaller than the inverse of the fre-
quencies being passed through the DUT. This not only limits the maximum electrical frequency that
can be accurately measured with a given system, but also creates pressure to minimize the thermal
resistance between the thermocouples and the ambient environment.
The latter dynamic is problematic because minimizing the thermal resistance will increase the
bandwidth of the system, but it will also simultaneously minimize the temperature rise and, conse-
quently, the thermocouple voltages e1 and e2 and the overall sensitivity of the system. This implies
that the thermal system design would need to be tuned as the frequencies and magnitudes of the
signals under test change.
Sampling Wattmeter
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Figure 84: Block diagram of a sampling wattmeter. The operation is straightforward: two analog
voltages, one proportional to the current through the DUT, and the other proportional to the voltage
across the DUT, are sampled and converted to digital codes, where standard digital arithmetic is
used to calculate average power dissipation within the DUT.
Although thermocouple-based and Hall sensor-based wattmeters offer simple construction and
considerable robustness, they are limited to the frequency, voltage, and current regimes over which
their critical approximations hold. As well, their accuracy is subject to factors that affect the physical
behavior of their analog elements.
One way to widen the operating range of these wattmeters is to effectively perform the calcu-
lation in Equation 71 with a digital computer. This is the general approach described as sampling
wattmetering. The instantaneous values of the DUT’s voltage and current values are sampled at
particular times.
5.4.3 Balanced-Reactivity Loss Measurement
5.4.3.1 Wattmetering for High-Q Inductors
With sinusoidal excitation – the simplest of cases – wattmetering involves the measurement of three
generally independent quantities: the magnitude of v, the magnitude of i, and the temporal relation
between v and i. Any relative uncertainty in v and i will be included in the uncertainty for the
calculated power. [10].
This can be seen in both measurement of complex impedance as well as measurement of power.
Consider a complex impedance given by Ẑ in the two equivalent forms
Ẑ = R + jX (80)
= |Z| {cos θ + j sin θ} (81)
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with the familiar conventions
R = |Z| cos θ (82)
X = |Z| sin θ (83)













∣ = |Z| + eZ (84)
θexp = θ + eθ (85)
The impact of these uncertainties on Rexp, the experimentally-extracted value of R, is estimated as
a linearization about the true value of R:
Rexp = R + eR (86)
eR = R − Rexp (87)






∣ cos θexp (88)











≈ (cos θ) eZ +
(
− |Z| sin θ
)
eθ (91)
≈ eZ cos θ − eθ |Z| sin θ (92)
In typical impedance analyzers, the accuracy of impedance magnitude |Z| scale with the magnitude
itself, while the accuracy of phase angle measurement scales with frequency f :
eZ = |Z|αZ (93)
eθ = kθ fαθ (94)
Converting this to a relative error αR in R such that



























= αZ − kθ f Qαθ (99)
establishing that the relative uncertainty in the phase angle (θ) measurement is magnified by both
frequency f and Q in its effect on the uncertainty contained in Rexp.
As is typically done in experimental work relying on well-calibrated equipment, [1] the uncer-
tainties eZ and eθ are presumed to occupy normal distributions about a mean of zero, and to have
zero correlation with each other. In this case, the expected magnitudes of the errors are related as:
[10].
|αR|2 = |αZ |2 + |kθ f Qαθ|2 (100)
and, as Q and f grow very large,
|αR|2 ≈ |kθ f Qαθ|2 (101)
αR ≈ kθ f Qαθ (102)
5.4.3.2 Resonant Inductor Loss Measurement
A direct solution to the problems posed by excessive reactive components in a wattmetering scheme
is to nullify the reactive components. This can be accomplished most easily by adding in series with
the DUT a component with equal and opposite reactive impedance. With the DUT’s reactance bal-
anced in this way, the only impedance presented by the circuit is the real (non-reactive) impedance
of the two components. This has the ultimate effect of removing the uncertainty introduced by the
reactive components. If the DUT is an inductor, its reactance can be canceled by a capacitor con-
nected in series. This combination creates what is known as an LC circuit, or an RLC circuit if the




dissipation, can significantly affect the capacitance bank impedance at higher frequencies. Also,
dielectric nonlinearities can introduce up to 80% variation in capacitance over the operating voltage
range, as well as undesirable distortion into the test waveforms. Therefore, it is necessary to measure
the capacitance bank’s impedance at each utilized frequency and excitation level. This potentially
onerous need was addressed in three ways.
1. Constituent capacitors were selected to give maximal linearity with respect to voltage, to
allow impedance data taken at any excitation level to be directly usable at all other excitation
levels. This was entirely a matter of the dielectric material used in the selected capacitors.
Fortunately, the dielectrics that offer the highest linearity also offer the lowest dielectric losses,
so it was possible to simultaneously minimize capacitor nonlinearity and dissipative losses.
However, low-loss, highly-linear dielectrics also tend to provide lower capacitance density, so
some compromise between dielectric ideality and the physical bulk of the capacitance bank
was required. Capacitors with PTFE, polypropylene, mica, and air dielectric were considered,
and, due largely to their availability in high-density multilayer surface-mount packages, mica
capacitors (Cornell Dubilier) were selected.
2. An impedance analyzer was used to directly measure the capacitance bank’s impedance over
the frequency range of interest. This approach permitted use of capacitance banks with gener-
ally arbitrary frequency behavior, and allows the system to accommodate significant parasitics
throughout the entire test circuit.
3. A small number of fixed-value capacitance banks were constructed and reused throughout all
of the testing. These fixed capacitance banks only needed to be measured once, obviating the
need seen in [24], wherein an adjustable capacitor was used, to disconnect the capacitor from
the test circuit and measure its capacitance after each single loss measurement.
Another guiding concern in the development of this test system was repeatability. This was ad-
dressed through the use of connectors wherever feasible, and the minimization of circuit adjustments
that would involve soldering. Excessive soldering and manual connection not only hastens wear on
the components and circuit boards, but also introduces significant variability into the circuit’s be-
havior. Connectors were used to connect the amplifier to the test circuit, as well as to connect the
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capacitance banks to the test circuit. Although fully connectorized oscilloscope probes were not
used, due to cost concerns, test points were provided for use with clip-on scope probes. The test
circuit was implemented, accordingly, as a motherboard-daughterboard combination, shown in Fig-
ure 87. The motherboard contained the input connector, the DUT, all scope attachment test points,
as well as provisions to support an impedance matching transformer. The daughterboards contained









Figure 88: Motherboard for loss characterization system
5.5.1.2 Data Collection
To reduce the possibility of operator error impacting the measurements, the loss measurement sys-
tem was automated as much as possible. There were two major dimensions to this automation:
instrument operation and data management. Automated instrument operation consisted of the de-
velopment of a software program that operated the function generator and oscilloscope via remote
interfaces, and also collected all measurement data over these interfaces. The primary need in this
dimension was to avoid the need for manual transcription of values and manual transfer of wave-
form data, both of which introduce significant risk of clerical errors. But, a workable instrument
operation solution also provides a great deal of convenience, allowing the testing to be executed
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Figure 91: Complete loss characterization system
Figure 92: Screenshot of loss characterization system software
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much faster.
5.5.2 Characterization System Qualification
5.5.2.1 Qualification Sample
To ensure that the loss characterization system was functioning properly, it was run with an off-the-
shelf magnetic core. The magnetic core was a FT3767 ferrite core from Amidon, Inc. Based on its
datasheet, the properties in Table 7 could be readily calculated.
Table 7: Qualification Sample Properties
Property Value Units
inner diameter 4.75 mm
outer diameter 9.53 mm
thickness 3.18 mm
relative permeability 40 -
average path length 22.4 mm
cross-section area 7.58 mm2
volume 170 mm3
inductance with 10 turns nH
5.5.2.2 Expected Losses
The core’s vendor supplied the core loss data for the chosen material, material "67," shown in
Figure 93. From this chart, since the loss data forms a straight line when plotted on logarithmic x
and y axes, an exponential relationship of the form shown in Equation 104 can be inferred.
















At each of the three frequencies shown approximately 20 datapoints were manually measured
from the graph shown in Figure 93 and fit, using simple least squares regression, to the linearized
exponential relation Equation 106.
The results are shown in Table 8. To make direct use of these quantities, the relation
P (B) = P0 × 10∧
{





which is equivalent to Equation 106, can be used.
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Figure 94: Qualification Sample Losses, Measured and Expected
Table 9: Samples Selected for Core Loss Characterization
Sample Turns Per-Layer Plating Time Layer Thickness Layer Count
AC14 14 no core
SFH6A 14 1 minute 0.17 µm 199
SFH5B 14 2 minutes 0.33 µm 99
SFH4B 14 6 minutes 1.00 µm 66 (2 stacked cores)
SHT3A 14 8 minutes 1.33 µm 25
SHT2B 14 10 minutes 1.66 µm 20
5.5.3 Selected Samples
The laminated-core samples that were characterized for loss behavior are listed in Table 9. All
samples had identical lateral geometry, as well as the same nominal magnetic material volume. In
particular, the product of layer count × plating time was held invariant across all samples, producing
a total nominal magnetic layer thickness of 33 µm . Also, all samples were packaged in the same
bobbin structure, as shown in Figure 78, through which 14 turns of 7 × 46 AWG litz wire were
threaded, forming a 14-turn inductor.
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Choosing a uniform lateral geometry, total volume, and winding geometry allowed for ide-
ally straightforward comparison of behavior between cores. Nonidealities in the cores’ fabrication
that would be dependent on layer thickness or per-layer plating time are not controlled for by this
device-level geometric invariance. But, this does not detract from the validity of simple compar-
ison between cores, since the essential difference between the cores is, in the first place, in their
fabrication.
5.5.4 Winding Loss Extraction
As was shown with the qualification sample testing, accurate compensation for winding losses is
absolutely crucial to accurate loss characterization. As a result, a substantial amount of attention
was devoted to modeling and understanding the winding loss in these inductors, and the associated
mechanisms.
Winding losses were modeled based on the air core inductor from the set of characterized sam-
ples. In particular, the winding on this air core inductor had precisely the same geometry as the
windings on all other inductors. Without any core present, it was assumed that all losses in this
device could be fully attributed to winding losses. Further, it was assumed that windings in samples
with cores would exhibit similar losses. Therefore, the approach chosen for estimating winding
losses was to first obtain an accurate model of the air core inductor losses, assuming dependen-
cies only on frequency and winding current, and then apply this model in the analysis of all other
inductors.
5.5.4.1 Measured Losses
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Figure 95: Air Core Inductor Losses
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The total power loss for the air core inductor was, at each point, converted to an equivalent
resistance value. These resistance values, presumably equivalent to resistive losses in the winding
conductor plus any secondary parasitics, such as eddy currents induced in nearby metal structures,
is shown in Figure 95. The winding resistance is seen to increase slightly with frequency, as might
be expected due to a very weak skin effect or environmental parasitics. However, the winding
resistance is also seen to increase with total power dissipation, perhaps suggesting that self-heating
of the windings may be non-negligible.
5.5.4.2 Extracted Relationships
The relationship between winding resistance and power dissipation is, as can be seen, roughly lin-
ear. However, as the flux-dependent coloring helps disclose, the air core winding resistance shows
bilinear behavior with respect to both power dissipation and frequency. The linear coefficient of
winding resistance with respect to frequency was found through inspection to be approximately
18.22 µΩ per MHz. The intercept and linear coefficient with respect to power were found through
linear regression to be, respectively, 416.7 µΩ and 36.83 µΩ per Watt.
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Figure 96: Air Core Inductor Losses
Figure 96 shows the agreement between the observed values for winding resistance and the
extracted formula











In general, the substantial increase in winding resistance is unexpected. The conductor used, 46
AWG Litz wire, has a diameter of 20 µm . This diameter is roughly equal to the skin depth of copper
at 10 MHz, while most observations were taken well under 10 MHz. Thus, it can be concluded that
skin effect-induced current crowding cannot be taken as a plausible explanation for this increase in
resistance with frequency.
Hot Winding Effects
One of the most straightforward explanations for the observed increase in resistance with power
is the increase in copper’s intrinsic resistivity with temperature. The power dissipated by the device
creates a temperature rise throughout the entire structure, including the copper windings. Copper’s
resistivity increases linearly with temperature:
ρ (T ) = ρ0 [1 + α (T − T0)] (109)
where ρ is resistivity, T is temperature, α is the thermal coefficient of resistance (3800 ppm per C
for copper), and ρ0 is the resistivity at T0.
The apparent increase in winding temperature can be derived by inverting Equation 109:


















At this point, Equation 108 can be introduced, along with the assumption of R0 = Rw at zero power
dissipation, to produce










































This implies a temperature rise in excess of 150 C for the maximum produced power dissipation
in the air core device. Given the vigorous flow of air onto the sample during testing (shown in
Figure 90) this would entail a conductor temperature no lower than 175 C. However, it is unlikely
that the winding insulation would be able to survive at this high temperature.
This implies that the change in winding resistance is not fully attributable to temperature rise in
the copper conductors. Accordingly, it is likely there are additional loss mechanisms present in the
air core device. These might include eddy currents in surrounding structures as well as dissipative
losses in the bobbin’s polymers.
Other Effects
The thermally-referred increase in resistance with frequency – 11.5 C per MHz – in Equa-
tion 115 is more difficult to interpret as a strictly thermal phenomenon. The equivalent increase in
resistance – 18.22 µΩ per MHz – may be more easily explained by parasitic loss mechanisms in
structures surrounding the device under test. In particular, the HFHF circuit board contains large
expanses of copper as well as lossy dielectric (“FR-4”) that would produce noticeable losses at high
frequencies.
Applicability
Using this analysis to predict winding losses in inductors with cores requires the acceptance
of two equating assumptions. First, it must be assumed that the effective temperature rise and its
effects will be the same in both the air-core and with-core configurations. In the air-core configura-
tion, most power dissipation is likely occurring in the windings themselves, while in the with-core
configuration, most power dissipation is happening within the core. The first-order effects of this
difference act in opposing senses and, qualitatively, neutralize each other.
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Second, it must be assumed that all changes in winding resistance are due to only temperature
rise of the copper conductors and isolated parasitic losses. Since “coil-cutting” field effects are
known to be a major source of losses in cored inductors, this assumption is not clearly valid. How-
ever, it is not clearly invalid either, as heat-related failures (i.e. melted insulation) have been readily
observed in windings.
5.5.5 Laminated-Core Characterization Results
5.5.5.1 Basic Results
The observed quantities and basic extracted quantities are presented in this section. To best facilitate
the separation of observed core losses into multiple contributions from different loss mechanisms,
all cores should be tested at some set of standard frequencies and some set of standard flux levels. In
this case, at each combination of frequency and flux level, it would be possible to directly compare
core loss as a function purely of lamination thickness, while effectively keeping frequency and flux
level constant. Such a well-regimented data set would facilitate both qualitative and quantitative
analysis of the data.
However, this was not possible to achieve in practice for a number of reasons. First, and most
importantly, the inductance of the samples varied significantly across lamination thicknesses, even
though the nominal inductance values were invariant. For a particular inductor sample, there was
a one-to-one mapping between capacitance banks and frequencies at which resonance could be
reached, and thus at which core loss measurement could take place. Given that there was a finite,
relatively small set of capacitance banks available – less than 10 possible capacitance values – this
meant that each inductor would, generally, get measured at a unique set of frequencies. Therefore,
it was generally not possible to measure two different inductors at the same frequency.
As well, it was not possible to maintain a constant core flux level from sample to sample. This
was due entirely to the practical difficulties found both in estimating core flux levels in real time and
in implementing a closed-loop algorithm for tuning the inductor current to achieve a targeted flux
level.
As a solution to this issue, core loss was measured at many different, but regularly-spaced,
drive levels. Each drive level corresponded to a unique flux density, although the flux density was
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calculated later, as a dependent variable. This approach provided for the collection of a very large,
dense set of data, which would allow for accurate execution of statistical curve fitting algorithms
such as least squares regression, described in Appendix B. For analyses in which constant core flux
was needed, the full data set (for each inductor) was separated into bins according to flux level. The
density of the data ensured that these bins would, with few exceptions, contain enough data points
to validate any analyses or curve fitting carried out only on its contents (ex. Figure 101).
Figure 97 shows these dense data sets for each inductor, except the air core device AC14, sum-
marizing the ranges of frequency and core flux over which each inductor was characterized. The
density of the collected data is clearly represented, but Figure 97 also shows the division of each







































25 x 1.33um 20 x 1.67um
200 x 0.17um 100 x 0.33um 66 x 1.00um
Figure 97: Flux density and frequency coverage for core loss measurement. This plot introduces the
color convention used in the proceeding plots, and may be used as a key to interpret the coloration
in Figure 99 through Figure 101.
In Figure 97, the convention is introduced of colorizing data points according to the associated
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66 x 1.00um 25 x 1.33um 20 x 1.67um
Air Core 200 x 0.17um 100 x 0.33um
Figure 99: Inductance per sample, colorized by core flux density. The coloration of the data points
is based on the core flux binning illustrated in Figure 97.
Figure 100 shows the total power loss within the inductor for each sample, again illustrating
dependencies on frequency and on flux density. As expected, power losses increase with frequency
and with core flux level.
However, the data in Figure 100 is total power loss in the inductor, Ptot. The quantity of interest
for this analysis is core loss, denoted simply as P in the remainder of this chapter. This can be
calculated from total inductor power loss simply by subtracting the winding losses Pw.
Ptot = P + Pw (119)
P = Ptot − Pw (120)
Equation 108 was used to estimate the winding resistance Rw for each datapoint, based on the
frequency f and total device dissipation Ptot corresponding to that datapoint. This yields
P = Ptot − I2Rw ( f , Ptot) (121)
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66 x 1.00um 25 x 1.33um 20 x 1.67um
Air Core 200 x 0.17um 100 x 0.33um
Figure 100: Measured Power Loss for Laminated-Core Inductors The coloration of the data points
is based on the core flux binning illustrated in Figure 97.
where I is the inductor’s measured RMS current and Rw ( f , Ptot) is evaluated according to Equa-
tion 108.
Precisely evaluating the frequency- and flux-dependent behavior the core losses P across varied
lamination thickensses calls for appropriate analytical framing. This is presented in the proceeding
sections.
5.5.5.2 First-Order Analysis
The initial analysis of the core loss measurements consists of graphically characterizing the loss’s
dependence on frequency. Standard core loss models call for hysteresis power loss Ph that is pro-
portional to frequency, core volume, and the square of the flux density, and eddy current power
loss Pe that is proportional to core volume and to the squares of frequency and flux density. This
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25 x 1.33um 20 x 1.67um
200 x 0.17um 100 x 0.33um 66 x 1.00um
Figure 101: Normalized Core Loss per Cycle, with Simple Regression Lines. The coloration of the
data points, as well as the simple regression lines, is based on the core flux binning illustrated in
Figure 97. Each regression line was generated from the datapoints within only one core flux bin, as
indicated by like coloration.
relationship is captured symbolically in










= VB2 f (Kh + f Ke) (124)
P
VB2 f
= Kh + f Ke (125)
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where P is the total core power, V is the core volume, f is frequency, and B is flux density. Equa-
tion 125 can be rewritten in volumetric terms as
PV = PVh + f PVe (126)
= B2 f (Kh + f Ke) (127)
PV
B2 f
= KVh + f KVe (128)
where PV , PVh, and PVe are the quotients of P, Ph, and Pe divided by core volume V .




and f , where Kh is the y-axis




as a function of frequency should produce
a highly linear curve, assuming that Kh and Ke behave as constants. A core with zero eddy current





as a function of frequency.
Figure 101 shows these plots for each inductor that was characterized. As was expected, the
slope of the plot increases with increasing lamination thickness. The slightly negative slope seen
in the 166 nm sample (SFH6A) plot is surprising, and may be attributed to over-compensation for
winding losses.
5.5.5.3 Advanced Analysis
The analysis in subsubsection 5.5.5.2 is straightforward and intuitive. However, it is clear from
Figure 101 that it does not fit the data collected in an ideal fashion. As well, it does not account for
so-called anomalous losses, also known as excess losses, which canonically scale as both frequency










where Pa is the anomalous power loss throughout the entire core, PVa is the volumetric power loss,













































100 x 0.33um : 0.11-0.14 T




































Actual core loss [W/m^3]
Linear fit residual
Each position along the x axis represents a single datapoint.
All plot data associated with the selected datapoint 
are highlighted in purple.
The lower plot shows the 






For each datapoint, the star shows 
measured total loss and the red
dot shows the residual error after
the linear fit was performed.
The area under the loss curve is 
divided into colored subregions 
according to the allocation determined 
by the linear fit.  Each color indicates 
a particular loss component.
Each separate subplot corresponds to a particular
range of core flux. 
100 x 0.33um : 0.06-0.08 T
Figure 102: Explanation of Fit Plot Format. Each discrete location along the x axis corresponds
to a single measured datapoint. Data plotted at the same x location on the plots provides complete






















































































200 x 0.17um : 0.11-0.14 T 200 x 0.17um : 0.14-0.19 T
200 x 0.17um : 0.04-0.06 T 200 x 0.17um : 0.06-0.08 T 200 x 0.17um : 0.08-0.11 T
Figure 103: Least-squares decomposition of sample SFH6A (166 nm laminations). f 1.00 ∗ B2.38
is the term associated with hysteresis losses, f 2.00 ∗ B2.05 is the term associated with eddy current
losses, and f 1.50 ∗ B2.00 is the term associated with anomalous losses
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Generalizing the core loss expression to include anomalous losses gives
PV = PVh + PVe + PVa (131)
= KhB
2 f + KeB
2 f 2 + KaB


















This expression describes a rich linear decomposition for core losses. The algorithm of least-squares
fitting was used to determine the linear coefficients Kh, Ke, and Ka for each of the six samples char-






































































100 x 0.33um : 0.11-0.14 T
100 x 0.33um : 0.04-0.06 T 100 x 0.33um : 0.06-0.08 T 100 x 0.33um : 0.08-0.11 T
Figure 104: Least-squares decomposition of sample SFH5B (333 nm laminations). f 1.00 ∗ B2.38
is the term associated with hysteresis losses, f 2.00 ∗ B2.05 is the term associated with eddy current
losses, and f 1.50 ∗ B2.00 is the term associated with anomalous losses
However, it was found that minor variations in the exponents to which f and B are raised in
Equation 133 could produce even better fits. This is expressed mathematically by replacing each
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Each unique set of βi would dictate a corresponding set of linear-fit loss coefficients Kh, Ke, and Ka,
as well as an associated residual r. In this way, a function-like mapping from βi to linear residual r
could be defined.
A gradient-descent non-linear least squares algorithm was used to minimize the residual r with
respect to the βi. In this way, the optimal values for the loss coefficients could be discovered. The


















This formulation was applied to the loss data measurements fo each inductor and, in all cases,
produced a fit with an R2 value of 0.94 or higher.
The fit of each sample’s measured core losses into this decomposition is shown in Figure 103
through Figure 107. The format used for these plots is somewhat unique and requires some explana-
tion. Figure 102 outlines the general structure and interpretation of these plots. These plots, one for
each inductor, show all datapoints gathered for the device. It was desired to simultaneously depict
the entirety of the data taken, the quality of the linear fit, and, most importantly, the results of the fit.
Each of these figures consists of a number of subplots, with each subplot consisting of two sets
of axes, vertically stacked. In these figures, each flux range, as defined in Figure 97, is plotted
in a separate subplot with the corresponding flux range shown in the title above the upper set of
axes. Within each subplot, the upper set of axes shows the measured and extracted core losses. The
directly measured total core losses are plotted as black stars, meaning that the distance between the
black star and the x axis (i.e. y = 0) is proportional to core loss at that point. This distance, at each
point, is then divided according to the allocation of core losses, as determined by Equation 135, and
























































































66 x 1.00um : 0.11-0.14 T 66 x 1.00um : 0.14-0.19 T
66 x 1.00um : 0.04-0.06 T 66 x 1.00um : 0.06-0.08 T 66 x 1.00um : 0.08-0.11 T
Figure 105: Least-squares decomposition of sample SFH4B (1 µm laminations). f 1.00 ∗ B2.38 is the
term associated with hysteresis losses, f 2.00 ∗ B2.05 is the term associated with eddy current losses,
and f 1.50 ∗ B2.00 is the term associated with anomalous losses
Across a given set of points, this division and colorization creates a plot where area is proportional
to power dissipation, and colorization of the area under the curve visually indicates the discovered
allocation of core losses. Finally, the residual, or difference between measured total losses and
losses predicted by Equation 135, is depicted at each measurement point as a red dot.
The x axis for each subplot serves only to serialize the set of datapoints in that subplot; it
corresponds to a generally arbitrary order of iteration through the data. However, since each point
on the x axis corresponds to a single datapoint, each point on the x axis must have an associated
frequency and core flux level. The lower set of axes in each subplot shows precisely these quantities
– frequency in blue, ruled by the left hand axis and core flux in green, ruled by the right hand axis.
Figure 102 highlights all of these features of these plots.
The results of this least-squares fit, across all inductors, is shown in Figure 108. The graphic
shows a clear trend of increasing eddy and anomalous current losses as the lamination thickness




























































































25 x 1.33um : 0.11-0.14 T 25 x 1.33um : 0.14-0.19 T
25 x 1.33um : 0.04-0.06 T 25 x 1.33um : 0.06-0.08 T 25 x 1.33um : 0.08-0.11 T
Figure 106: Least-squares decomposition of sample SHT3A (1.33 µm laminations). f 1.00 ∗ B2.38
is the term associated with hysteresis losses, f 2.00 ∗ B2.05 is the term associated with eddy current
losses, and f 1.50 ∗ B2.00 is the term associated with anomalous losses
5.5.5.4 Comparison with Expected Losses
While the analysis in subsubsection 5.5.5.3 provides quantitative insight into the reduction of eddy
current losses, it does not establish agreement with theoretically-predicted values. Towards this
end, the analysis presented in [4], as developed in subsection B.3.1, is used to connect experimental
observations with analytically-calculated values. The linear core loss decomposition based on the



































































































































20 x 1.67um : 0.11-0.14 T 20 x 1.67um : 0.14-0.19 T
20 x 1.67um : 0.04-0.06 T 20 x 1.67um : 0.06-0.08 T 20 x 1.67um : 0.08-0.11 T
Figure 107: Least-squares decomposition of sample SHT2B (1.66 µm laminations). f 1.00 ∗ B2.38
is the term associated with hysteresis losses, f 2.00 ∗ B2.05 is the term associated with eddy current
losses, and f 1.50 ∗ B2.00 is the term associated with anomalous losses
























Figure 108: Summary of least-squares fit for core losses
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Further, within this decomposition, the linear fit coefficients Ke and Kh also indicate the quantitative



































































Actual core loss [W/m^3]
Linear fit residual
Hysteresis loss [W/m^3]
Eddy current loss [W/m^3]
100 x 0.33um : 0.11-0.14 T
100 x 0.33um : 0.04-0.06 T 100 x 0.33um : 0.06-0.08 T 100 x 0.33um : 0.08-0.11 T
Figure 109: Least-squares decomposition of sample SHT5B (0.333 µm laminations)
Accordingly, a least-squares fit was performed for each sample onto the functions PVe and PVh
above. The expected core losses were calculated using Equation 217. Pmag was estimated from
observed quantities using Equation 248 and S was estimated from vibrating sample magnetometer
(VSM) data in accordance with Figure 156. Detailed examples of this fit are shown in Figure 109
and Figure 110.
The fit results are summarized in Figure 111 and Figure 112. Figure 111 is analogous to Fig-
ure 108, in which the power loss attributed to each loss mechanism is summed across all data points
for each sample, and expressed as a fraction of the total power loss (also summed across all data
points for the sample). This illustration shows the increase in observed eddy current losses and
the decrease in hysteresis losses as lamination thickness increases. This is, qualitatively, exactly as
expected.















































































Actual core loss [W/m^3]
Linear fit residual
Hysteresis loss [W/m^3]
Eddy current loss [W/m^3]
20 x 1.67um : 0.11-0.14 T 20 x 1.67um : 0.14-0.19 T
20 x 1.67um : 0.04-0.06 T 20 x 1.67um : 0.06-0.08 T 20 x 1.67um : 0.08-0.11 T
Figure 110: Least-squares decomposition of sample SHT2B (1.66 µm laminations)























Figure 111: Allocation of measured core losses among core loss components
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realistic. This is due to the improved fidelity of the analytical modeling underlying the loss decom-
position, which considers hysteresis and eddy current losses within the same framework.




























K_e (eddy current losses)
Figure 112: Ratio of extracted measured core loss to predicted core loss
Figure 112 shows, graphically, the actual coefficients Ke and Kh determined by the linear fit
for each loss term, for each sample. This result indicates that the hysteresis current losses were
consistently underestimated by the chosen analytical model. As well, for thicker laminations where
eddy losses are more pronounced, the model also significantly underestimated the losses.
These departures, as well as the surprising aspects of Figure 108, are discussed in subsec-
tion 5.5.6.
5.5.6 Potential Sources of Discrepancy between Expected and Measured losses
Figure 112 reveals a substantial mismatch between expected and measured core losses, of both
hysteresis and eddy current origins.
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to achieve the externally-mandated total flux. As the fully-magnetized domains shrink and grow,
the material in the vicinity of the domains’ walls experience a sudden, full-amplitude reversal in
magnetization. This high rate of change in magnetic flux induces eddy currents which dissipate
power.
The behavior of the anomalous losses over frequency and magnetization intensity will depend
heavily on the geometry of the domains and their behavior under dynamic conditions. The anal-
yses in [8] and [50] are based on well-studied domain structures in rolled silicon steel, a mate-
rial with well-known behavior. The simplicity of these structures allows the development of some
experimentally-verifiable models, even in the presence of modestly complicating assumptions such
as nonuniform domain wall spacing ([50]).
Developing analogous models for the electrodeposited laminations studied in this work would
not only require information about the microstructure and composition of the deposited material, but
also information about the magnetic behavior of the encountered combinations of microstructure
and composition. Additionally, since any such physical characterization would be destructive in
nature, techniques for ensuring adequate control over the composition and microstructure of the
deposited ferromagnetic films would have to be developed. Such fundamental studies are logical
next steps for this research, but without the resulting insight into the microscale magnetic behavior
of the magnetic cores, accurate theoretical modeling of anomalous losses will not be possible.
5.5.6.2 Classical Eddy Currents
Even without detailed models of anomalous losses, it is possible to gain some insight to how the
presence of losses related to domain magnetization dynamics could be interpreted as classical eddy
current losses. Figure 114 summarizes the result of one such theoretical treatment. The ratio of
actual losses to expected classical eddy current losses (W/WC) is shown to be a roughly linearly-
increasing function of the ratio between average domain size 2L and lamination width d. [50].
Assuming all else to remain constant, this effect, if present in this work, would result in an
overestimation of eddy current losses that decreases with increasing lamination thickness. This can
be seen, to some extent, in Figure 112.
Neglecting microscale magnetic domain behavior, and confining the analytical modeling to
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Figure 114: Ratio of of Predicted Eddy Current Losses (W) to Classically-Predicted Eddy Current
Losses (WC) in Thin Lamination (height d) with Longitudinal Domains (width L). [50]
“classical” terms, other conditions that might be present in the microfabricated cores. One such
condition might be any curvature in the layers. Depending on the radius of curvature, this might in-
troduce substantial misalignment between the magnetic flux and the layer, in which case the layer’s
effective cross-section, as seen by the magnetic flux, would be significantly larger than its thickness.
This would impede the lamination’s ability to prevent eddy currents, leading to higher-than-expected
eddy current magnitudes and related losses. As well, any bending of the layers would induce flux
crowding at the inner margins of the bends, again leading to higher-than-expected losses.
Another highly plausible condition that could lead to high eddy current losses would be elec-
trical connectivity between laminations. Like bending in the layers, this condition would be due to
nonidealities in the sacrificial release process. Clearly, as the division of the core into laminations
is specifically performed to limit eddy current magnitudes, any electrical contact between layers
would produce higher-than-expected eddy currents.
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5.5.6.3 Classical hysteresis
As seen in Figure 112, the hysteresis losses were consistently underestimated by a factor of 4x
to 8x. It is a well-known fact that the B-H hysteresis loop area increases significantly at higher
frequencies over its DC value. As well, hysteresis losses scale proportionally with the B-H loop
area. A hysteresis constant S , relating the B-H loop area to the rectangular area inscribed by the
B-H loop, of 0.2 was used for the hysteresis loss calculations.
However, this loop was characterized using a VSM, and therefore obtained at DC. Accordingly,
the increase in hysteresis loop area at high frequencies can at least contribute heavily to, if not fully
account for, the underestimation of hysteresis losses.
As well, the presence of iron oxide and other oxides along the surfaces of the plated laminations,
or perhaps even as inclusions during electrodeposition, may contribute to the excessive hysteresis
losses seen. These oxides typically exhibit high hysteresis losses per unit magnetization, and can
thus bear substantial power losses even with small overall volumes. [58]
This would create a physical configuration where the material at the surfaces of the laminations
experienced higher specific hysteresis losses than did the material in the interior of the laminations.
The model presented in [4] establishes that, at high frequencies, magnetic flux is concentrated at the
lamination surfaces and lowered in the lamination’s interior. Meanwhile, the hysteresis parameter S
was measured under quasistatic conditions, in which the entire volume of the lamination is allowed
to reach uniform field intensity and full saturation flux. Therefore, for a given amount of total flux
through the magnetic core, the parameter S will underestimate the total hysteresis losses, as it does
not account for the dynamic concentration of magnetization at the relatively lossy surfaces.
5.5.6.4 Underestimation of magnetic core flux
A wide-reaching source of error in the expected loss calculations might be an underestimation of
the magnetic flux density present inside the core. Naturally, power losses of all types increase
monotonically with magnetic flux levels, so higher-than-expected flux levels would result in higher-
than-expected losses. As well, the exponents of roughly 2 to 2.4 applied to the core flux value in the
loss extraction models mean that any amount of relative error present in the flux estimation would
be more pronounced in the core loss calculations.
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This underestimation could be present at many scales, ranging from the entire cross-section of
the core, down to the size of individual magnetic domains.
Macroscale error in flux estimation
The magnetic core’s flux density was estimated according to
Φ =




(L − Lw) I
NtA
(140)
where Φ is the total magnetic flux, L is the total measured inductance, Lw is the winding’s self-
inductance I is the coil current, Nt is the number of turns, A is the core’s cross-section area, and B is
the magnetic flux density. Conceptually, Lw represents inductance due to all flux paths that do not
pass through the core at all.
One source of error in the magnetic flux estimation might be overestimation of Lw. A higher-
than-expected value of Lw would result in a decrease in B. The air core inductance, as measured
with sample AC14, was 220 nH. A value for Lw was assumed as roughly half of this value. The flux
paths contributing to Lw were assumed to be present in two distinct regions of the windings:
• around the small hole in the center of the core, where the litz wires are literally abutted to
each other, ensuring that even minimal-length flux paths will intersect neighboring turns; and
• along the inductor’s two leads, or the two lengths of wire (approximately 2cm each) necessary
to connect the inductor to test equipment, acting effectively as isolated straight wires in space.
By varying the value of Lw in Monte Carlo fashion, it was found that the qualitative behavior
exhibited in Figure 108 and Figure 111 was not sharply sensitive to the value of Lw. However,
any error present in the assumed value of Lw would certainly contribute to the error present in the
estimated values for B.
Microscale error in flux estimation
All models used for core loss mechanisms assume that the magnetic material is linear, or that
B ∝ H in all cases. However, magnetic materials such as the permalloy used in these cores are very
clearly nonlinear. They exhibit both saturation and hysteresis behaviors, as a guaranteed minimum
set of departures from the linear model.
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B-H curve
(Bm is saturation flux density)
diffusion of sine wave with
period T along depth coordinate z
Figure 115: Magnetic Diffusion in Nonlinear Material. The material is assumed to have an ideal
B-H characteristic. [40]
In [40], an examination of the magnetic diffusion principles upon which [4] is based is carried
out with a more realistic B-H curve, shown in Figure 115.
The assumed B-H curve does not account for hysteresis, but does model saturation, while as-
suming a very high permeability. The results of this analysis suggest that AC magnetic fields diffuse
from the surface of a lamination inward not with the exponentially decaying profile seen in classical
eddy current analysis (ex. [4]), but rather with sharp spatial edges. This is shown in the right-hand
figures of Figure 115.
To the extent that this analysis describes the actual case, the upshot of this discrepancy would be
a radically different modeling scenario. Instead of all magnetic material being partially magnetized,
all material would be fully magnetized in one direction or another. As well, as frequency and
magnetomotive force are varied, according variations in the core’s magnetization would be achieved
by changes in the volume of magnetized material. Lower frequencies would allow the magnetization
waves to penetrate deeper into the laminations, while the number of laminations magnetized and the
lateral extent of magnetization would modulate according to the MMF.
While difficult to model, this would entail that all magnetized material is operating at saturation
flux levels, and that all AC magnetization is either of zero magnitude or maximum swing (i.e. from
−Bsat to +Bsat). For the same total core flux, such a maximally-concentrated flux distribution would
result in higher losses due to the exponents of 2 (and higher) to which the flux density is raised in
core loss models. Mathematically, this can be seen as the departure developed between the linear
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summation of local flux densities into total core flux and the sum-of-squares summation of local
flux densities into core loss terms.
5.5.6.5 Unanticipated Real Losses
In addition to underestimation of well-known loss mechanisms, it is possible that some less com-
mon, and perhaps novel, loss mechanisms are active in the characterized devices.
Nonequilibrium thermodynamics






where k is the thermal conductivity, t is time, rho is density, and cP is heat capacity. [68] For time-








Using standard values for permalloy of k = 17 W/(m·K), cP = 520 J/(kg·K), and ρ = 8450
kg/m3, this becomes





meaning that at 1 MHz, the characteristic length of thermal diffusion is only a few microns. While
this is still significantly greater than the lamination thicknesses at the frequencies used in character-
ization, it is significantly less than any other dimension of the laminations.
This means that excitation of the core at such high frequencies does not allow thermodynamic
equilibrium to be achieved. This, in turn, creates the potential for unexpected interaction between
magnetization and other modes of energy storage. Well-explored examples of such interactions in-
clude the magnetocaloric effect and the thermoelastic effect. Any of these nonequilibrium effects
that would occur in appreciable amounts would also induce a related amount of damping and, there-
fore, energy loss. Unfortunately, detailed analyses of such phenomena are very complex, and also
require exacting empirical measurements to enable any attempt at correlation.
Note that these effect would be dramatically more pronounced for magnetic multilayers than
in typical single-film cases, where the film is deposited onto a substrate, perhaps with a very thin
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adhesion or interface layer. A single thin film, then, will have have excellent thermal relief to the
substrate, assuming that any adhesion or interface layer will be much thinner than the aggregate
characteristic thermal diffusion length. For this reason, it is plausible that such effects could be
very active in the results presented in this thesis, yet largely unexplored by the broader magnetics
community. This effect would also be exacerbated by any full-swing magnetization models, such as
[50]. In these, very high effective thermal frequencies are seen as domain walls move rapidly and
induce eddy current losses.
Magnetostriction-related losses
Magnetostriction is a transduction mechanism that relates magnetization with mechanical de-
formation. This phenomenon could allow a number of loss pathways that are not treated by the
analytical models presented.
Certainly, any time-varying stress distributions within the laminations, regardless of their origin,
could potentially lead to actuation of the layers. If the layers are deformed during the release pro-
cess, or if the stress distributions are nonuniform in such a manner to create warping or buckling,
mechanical displacement could result. This displacement, or passive actuation, would necessar-
ily require that some portion of the mechanical work performed by the magnetostrictive actuation
would be converted to heat and manifested as core losses. If the stress distribution is viewed as com-
pressive stress that is released principally through vertical strain (i.e. laminations growing thicker
and thinner over time) squeeze film damping could become a nontrivial effect, especially if tem-
peratures are reached at which the interlayer dielectric becomes liquefied. Finally, any amount of
time-varying strain will induce some amount of acoustic energy dissipation due to “internal friction”
within the laminations. [7]
5.6 Conclusions
5.6.1 Intractability of Electromagnetic Theory
While modeling of ideal magnetic materials and regular structures yields germane analytical solu-
tions, taking account of microscale magnetic dynamics as well as structural nonidealities quickly
leads to an unwieldy analysis. Particularly when highly nonlinear dynamics as well as memory
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effects such as hysteresis are considered, even numerical simulation becomes impractical. The re-
sult is a set of inadequate analytical relations that must be used to make sense of very complicated
experimental data.
More convenient analytical forms would go a long way towards advancing the interpretation of
observed systems, as would the availability of magnetic simulation tools that can efficiently handle
hysteresis and saturation behavior. It is also possible that numerical simulation tools which accu-
rately model microscale magnetic phenomena such as domain wall movement and spin interactions
would provide great clarity into the behavior of these highly-laminated cores.
5.6.2 Utility of Automated Characterization
In completing the work detailed in this chapter, the effort required to automate the loss character-
ization was greatly rewarded. Empowering a modern microprocessor to run the experimentation
as much as possible resulted in results that were more accurate, more complete, and more quickly
obtained. As well, countless hours of operator attention were liberated for other concerns.
It was found to be of prime importance that the HFHF loss measurement system was architected,
from the ground up, to support automation. As well, wherever possible, the selection of automation-
friendly, high-speed computer interfaces for instruments, is important to derive maximum dividends
from automation.
5.6.3 Fragility of Microfabricated Cores
It was also found that these highly-laminated cores were extremely susceptible to heat damage and
other forms of mechanical damage, such as bending or tearing of the individual layers. This dictates
an important directive for future research: more robust physical packaging for cases where the
core will be separated from its silicon substrate. Bobbins formed from laser-cut, low-k ceramics
such as silica should provide the required mechanical stability and precision, as well as thermal
relief, without introducing excessive loss mechanisms or nuisance electromagnetic effects (such
as displacement currents or dielectric dissipation). In the meantime, this also dictates that during
experimentation with the cores, the survival of the samples be held sacrosanct.
The development of the bobbin structure reflects much of this learning. Additionally, it would
have been very benificial to build a thermal sensor, or a fuse, into each inductor’s package. Naturally,
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the delivery of any power to the inductor itself would then be interlocked to the thermal sensor or
fuse, so that when the inductor reaches some thermal limit, the test equipment or power converter
in question immediately stops delivering power to the inductor.
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CHAPTER VI
APPLICATION IN POWER CONVERTER
Although the core losses of the highly-laminated inductors followed expected trends, fully establish-
ing the relevance of the sacrificial multilayer plating process to advanced power converters requires
demonstration of an advanced power converter based on a highly laminated-core inductor. This
chapter presents precisely this element of the research.
6.1 Advanced Power Converter Design
6.1.1 Design Goals
The power converter circuits used for this demonstration were both DC/DC converters, and have
very similar architectures. There were a few major goals that guided the design and implementation
of these converters. These goals resulted in converters that do not conform tightly to typical power
converter goals of maximized efficiency, compactness, and optimized closed-loop control.
First, these converters were designed to support comparative evaluation of inductors at high
switching frequencies. A switching frequency range of 0.1-12 MHz was targeted, as this would
allow access to much of the operation space targeted by high-frequency SMPSs. This goal also led
to the use of discretely-packaged, high-performance MOSFETs, to achieve high power dissipation
capacity and very low on-state resistance. This, in turn, required the use of discrete MOSFET gate
drivers to achieve fast, consistent switching over the entire frequency range. The use of MOSFETs
with high gate capacitance and low on-state resistance ensured that variations in the electrical prop-
erties of the inductors under test would amount to minimal variations in the switching and operation
of the MOSFETs.
Second, these converters were intended to provide as much flexibility as possible. Most impor-
tantly, this meant allowing arbitrary selection of any frequency and duty cycle. This goal also
favored the use of a user-friendly control interface for the converters, rather than the resistor-
programming interface used by many SMPS controller ICs. The use of a Cypress PSoC micro-
controller as the converter controller was found to provide a complete solution to the need for
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flexibility. In combination with an UART-to-USB interface IC (FTDI FT232R), the microcontroller
could readily be accessed from a PC. As well, the PSoC microcontroller not only provides built-in,
fully-programmable PWM generation up to 24 MHz, but also has an array of configurable on-board
analog and digital functional blocks and interconnect.
The final design goal for these converters was to serve as an easily-instrumented platform from
which not only inductor performance could be assessed, but also from which future designs could be
derived. These goals culminated in the relatively sparse layout as seen in Figure 116 and Figure 117,
including the large cutout to support the plastic bobbins used to produce the highly laminated core
inductors. This sparse layout incorporates multiple test points and circuit configuration options,
while also providing room not only to accommodate test equipment probes but also to add compo-
nents and functionality in future revisions.
6.1.2 Circuit Design
Given the chosen approaches to address the design goals as stated above, the circuit design was rel-
atively straightforward. The microcontroller circuit design was borrowed from the microcontroller-
based PCB designs used for the multilayer plating robot. The microcontroller circuit provided power
supply decoupling, signal breakout, and the 5-pin programming header required to download pro-
grams to the microcontroller. The UART-to-USB daughter board was based on a reference design,
and functioned as a self-contained unit.
The same MOSFETs were used for both converters, and they were ST Microelectronics STP22NF03L
N-channel MOSFETs, with under 50 µΩ of on-state resistance, 22 A drain current rating, and 6.5
nC of gate charge. The Microchip MCP1404 gate driver was used for the boost converter. It pro-
vides up to 4.5A of gate current per output, and its two outputs were ganged together to drive a
single MOSFET. The National Semiconductor LM2725 high and low side driver IC was used for
the buck converter. This gate driver, while it only provides 1.2 A of gate current, allows the use of
matching N-channel FETs for both switches in the buck converter.
6.1.3 Implementation
The schematic and implementation of the buck converter are shown in Figure 116. A synchronous

























Figure 116: Buck Converter, schematic and implementation
the switching waveforms. The schematic shown was implemented in a 2-layer, 3.75” x 2” printed
circuit board. At the point in the circuit where the inductor under test was connected, a 0.3” x
1” cutout was included in the PCB design to accommodate the packaged inductors, including any
hardframe structures.
The PCB design was intentionally sparse, to allow maximum adaptability and to minimize par-
asitic interactions between subcircuits. The converter divides into five subcircuits, shown in Fig-
ure 116. The high-power switching elements, particularly the MOSFETs and their gate drivers,
constitute the most important subcircuit. The input and output subcircuits consisted simply of ap-





















Figure 117: Boost Converter, schematic and implementation
The schematic and implementation of the boost converter are shown in Figure 117. This con-
verter, like the buck converter, was implemented as a 3.75” x 2” printed circuit board, including the
157
same 0.3” x 1” cutout to accommodate packaged inductors. As well like the buck converter, this
converter divides naturally into five subcircuits, as depicted in Figure 117.
6.1.4 Inductors Used
Three different inductors were used in the operation of the two power supplies above. Details are
given below. All 3 inductors were characterized using the HFHF core loss characterization system
















top view side view bottom view
Figure 118: Ferrite inductor used for power supply testing
The ferrite inductor used with these power converters was an 18 µH Sumida power inductor,
part number CDR6D28MNNP-180NC. Its physical construction, based on a pot core construction,
is detailed in Figure 118. Its DC resistance was 150 µΩ and its rated saturation current was 1.3 A.
6.1.4.2 Low-Volume Laminated-Core Inductor
polyester bobbin





Figure 119: Low-Volume laminated-core inductor used for power supply testing
158
The laminated-core inductor used for the bulk of the power supply testing is shown in Fig-
ure 119. This inductor, fabricated by Florian Herrault, Joon-Cheol Kim, and Min-Soo Kim using
the multilayer process described in Chapter 3, comprised 48 turns of litz wire (7 strand, 46 AWG)
as its winding. Its core consisted of 8 stacked cores, each consisting of 40 1 µm thick permalloy
layers.








Figure 120: High-Volume laminated-core inductor used for power supply testing
A second laminated-core inductor was used to extend the power supply’s operation to higher
output powers. The inductor used for this effort is shown in Figure 120. This inductor’s core was a
stack of seven remnant cores from the work described in Chapter 5, with layer thicknesses of 1.33
and 1.66 µm . This inductor used the same packaging approach, including the same bobbin design,
used for the inductors characterized in Chapter 5. However, to boost inductance and thus SMPS
efficiency, this inductor’s winding consisted of 28 turns of 20 × 46AWG wire, rather than the 14
turns of 7 × 46AWG litz wire used as the standard winding in Chapter 5.
6.2 Experimental Setup
6.2.1 Equipment Used
The equipment used in the power converter testing is shown schematically in Figure 121. An ad-
justable DC power supply was used to provide input power, while a large adjustable resistor was
used as the load. Current sense resistors were included at the input and output of the power sup-
ply to allow accurate determination of the input and output currents. For dynamic characterization,



















































Figure 121: Operational Setup for Power Converter Testing (schematic)















Figure 122: Operational Setup for Power Converter Testing (implementation)
The setup used is shown in Figure 122. The power breakout connector, not shown in Figure 121,
was added to allow independent control over the 5 Volt supply and the power rail supply.
6.2.2 Efficiency Calculation






where Pout and Pin are the output and input power, respectively. These quantities were calculated in
a straightforward manner from the noted quantities in Figure 121.















It should be noted that the power delivered by the 5 Volt was not included in the input power
figure. This is consistent with the use of these power supplies as highly flexible high-frequency
testbenches. The components that enabled these qualities – the microcontroller and high-speed FET
gate drivers, respectively – are responsible for a majority of the power consumed on the 5 Volt rail.
In a design better suited for practical applications, both of these components would be replaced
by lower-cost, less capable alternatives that would also consume far less power, and therefore not
present a dominant efficiency limitation.
6.3 Dynamic Observations
6.3.1 Operation with Ferrite Inductor
Waveform captures of the buck converter’s operation with the ferrite inductor are shown in Fig-
ure 123, Figure 124, and Figure 125. The waveforms are generally as would be expected for a buck
converter. The switched-mode voltage has a square waveform, the inductor current has a triangular
waveform, and the output voltage remains very constant.
However, there is considerable ringing on the switched-voltage waveform, visible in all cap-
tures. This ringing did not depend on which inductor was used, and was assumed to be the unavoid-
able interaction between parasitics on the buck converter PCB and the extremely fast edges on the
switched-voltage waveform.
The PCB needed to have a sparse layout to facilitate testing and accommodate the setup shown
in Figure 121, leading to substantial interconnect parasitics. At the same time, very fast switching
































































































































































































Figure 126: Boost Converter Waveforms with Ferrite Inductor, 2MHz
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Waveform captures of the boost converter’s operation with the ferrite inductor are shown in
Figure 126, Figure 127, and Figure 128. These waveforms also are qualitatively as expected. The
switched-mode voltage waveform is square, the inductor current waveform is triangular, and the


















































Figure 127: Boost Converter Waveforms with Ferrite Inductor, 4MHz
The principal nonideality in this converter’s operation is the presence of “notches” at the positive
and negative peaks of the inductor waveforms. These are minor effects in the waveforms taken at
2 MHz switching frequency (Figure 126), but dominant features at 6 MHz switching frequency
(Figure 128). These notches were also only seen with the ferrite-core inductor. They are speculated
to potentially be the result excessive winding capacitance.
6.3.2 Operation with Laminated-Core Inductor
Waveform captures of the boost converter’s operation with the laminated-core inductor are shown
in Figure 129, Figure 130, and Figure 131. At 2 MHz (Figure 129), the inductor current waveform
shows a slight concavity, likely a result of its higher winding resistance. As well, the AC ampli-

























































































Figure 129: Buck Converter Waveforms with Laminated-Core Inductor, 2MHz
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inductor. This is due not only to this inductor’s lower nominal inductance, but also to its decrease











































Figure 130: Buck Converter Waveforms with Laminated-Core Inductor, 4MHz
Waveform captures of the boost converter’s operation with the laminated-core inductor are
shown in Figure 132, Figure 133, and Figure 134. As with the buck converter, the amplitude of
the inductor current waveform is higher with this inductor than with the ferrite inductor.
There is also a pronounced rounding of the positive and negative peaks of the inductor current
waveform. This artifact is unexplained, but is likely beneficial as it serves to curb the high-frequency
content of the winding current.
6.3.3 Operation with High-Volume Laminated-Core Inductor
Waveform captures of the boost converter’s operation with the high-volume laminated-core inductor
are shown in Figure 135 and Figure 136. The purpose of the high-volume inductor was to expand
the operating envelope of the converters. Accordingly, the boost converter was operated at very
high duty cycles, to produce a maximum output voltage. An intermediate switching frequency of























































































































































































































































































Figure 136: Boost Converter Waveforms with High-Volume Laminated-Core Inductor, 4.8 MHz
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As shown, 30 V output voltage was readily obtained with qualitatively correct waveforms. Some
nonidealities are clearly visible, including rounding of the inductor current and switching voltage
waveforms as well as a slow ramp upwards during the inductor’s charging period.
The buck converter was also operated with the high-volume inductor, but waveforms were not
captured. An output power of 5 Watts at a switching frequency of 6 MHz was achieved, at which
point the MOSFETs exceeded their thermal capacity.
6.4 Performance Analysis
6.4.1 Compensation for Inductor Losses
All inductors used with these power supplies were comprehensively characterized with the HFHF
characterization system described in Chapter 5. The loss measurements of these inductors can be
correlated with their performance in the converters presented in this chapter.
Unfortunately, precise characterization of winding parasitics and leakage inductance was not
available for these devices, so their intrinsic core losses could not be readily explored. However,
the device-level loss measurements could still be fitted to core loss models by incorporating a loss
term that is proportional to winding current, and otherwise assuming that core flux is proportional
to winding current.
More precisely, the loss model that was fit to each inductor’s HFHF data was:
PV = Pw + Ph + Pe + Pa (149)
= Kwi
2 + Khi
2 f + Kei
2 f 2 + Kai




















where the subscripts w, h, e, and a pertain to losses associated, respectively, with winding loss,
hysteresis, eddy currents, and anomalous losses. Also, f is frequency, i is the RMS value of winding
current, which in the HFHF testing was sinusoidal with no DC component.
One primary source of uncertainty in this extrapolation is the difference between the frequencies
attainable in the HFHF (roughly 1 MHz and under) and the converters’ switching frequencies (2-6
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MHz). The combination of the inductors’ very large inductances and the HFHF’s range of matching
capacitances, which was optimized for inductances of 0.5-2.0 µH , is what limited these devices’
HFHF data to such low frequencies. During the extrapolation from the HFHF frequencies to the
SMPS frequencies, this 2x-10x mismatch in frequency is squared, magnifying any mismatch or
physical behaviors not captured in the lower-frequency HFHF data.
Another source of uncertainty in the use of HFHF data to compensate observed converter be-
havior is the difference in the spectral content of the winding current. In the HFHF, the winding
current is a very pure sine wave with no DC content; in the converters, the winding current is a
sawtooth wave with a DC content that is ideally much larger than the sawtooth wave’s magnitude.
Although it would seem accurate to consider some number of harmonics of the sawtooth wave
and individually predict the loss associated with each harmonic, this would introduce excessive
uncertainty into this correlation. The principal issue with this approach would be its implicit as-
sumption that the principle of linear superposition applies to core loss prediction. Core losses are
closely related to the patently nonlinear behavior of magnetic materials, and so the validity of in-
voking superposition would require its own investigation. As well, the frequency mismatch between
the fundamental frequency and the characterization data would be substantially exacerbated at the
harmonic frequencies.
In light of these issues, the correspondence between HFHF test currents and converter operating
currents was established solely on the basis of the RMS value of the AC component of each current.
The presence of a DC component in the converters’ inductor current was not addressed. The RMS
value of a sawtooth wave is App/
√
12, where App is the wave’s peak-to-peak amplitude. The current
probe, shown in Figure 121, was used to estimate the amplitude of the sawtooth wave.
In all cases, the compensated efficiency and output voltage are shown along with the actual
observations. Compensating the efficiency results for the inductor losses was simply a matter of











where η is actual efficiency, ηC is compensated efficiency, Pout is output power, Pin is input power,
and Pind is estimated power loss in the inductor.
The voltage drop due to the inductor’s resistance was calculated by referring the inductor’s
power loss to an equivalent resistance, based on the converter’s output current:




where vout and voutC are the actual and compensated output voltages, Pind is the estimated power
loss in the inductor, and iout is the converter’s output current.
6.4.2 Output Loading
























































BUCK fSw = 2.0 MHz BUCK fSw = 4.0 MHz BUCK fSw = 6.0 MHz
Figure 137: Buck converter load characteristic, with and without compensation for voltage drop due
to inductor losses
The power converters were operated at constant duty cycle: 50 % for the buck converter and
75 % for the boost converter. This necessarily means that there was no closed-loop control for the
output voltage. This allowed the output loading characteristic (output impedance behavior) of the
converters to be more clearly examined.
Figure 137 and Figure 138 show the output loading curves for the buck and boost converters,
respectively. While both the ferrite and laminated-core inductor showed similar output impedance
for the boost converter case, there is a noticeable difference in the buck converter. There are two
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BOOST fSw = 2.0 MHz BOOST fSw = 4.0 MHz BOOST fSw = 6.0 MHz
Figure 138: Boost converter load characteristic, with and without compensation for voltage drop
due to inductor losses
causes for this difference. First, the laminated-core inductor has a significantly higher DC resistance
than the ferrite inductor, 320 µΩ vs. 150 µΩ . Second, the laminated-core inductor also has higher
core losses than the ferrite inductor. This can be attributed to the significantly higher flux density
in the laminated-core inductor, as well as to the same type of fabrication defects that would explain
the higher-than-expected losses discussed in Chapter 5.
The fact that the difference in output impedance is more noticeable in the case of the buck
converter can be explained by the fact that the boost converter apparently has significant intrinsic
(i.e. common to both inductors) loss mechanisms, which contribute a dominant quantity of output
losses.
6.4.3 Efficiency Results
The efficiency results for the buck and boost converters are shown, respectively, in Figure 139 and
Figure 140. These results correlate strongly with the output loading results.
Note that a higher total output power was achieved with the ferrite inductor. This was due
not only to its relatively high mass, and therefore high thermal mass, but also to its relatively low
value. Since the laminated-core inductor represented a large amount of fabrication effort, and time
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BUCK fSw = 2.0 MHz BUCK fSw = 4.0 MHz BUCK fSw = 6.0 MHz
Figure 139: Efficiency of buck converter, before and after compensation with predicted inductor
losses
to recreate, its temperature was more closely monitored than that of the ferrite inductor.



















































BOOST fSw = 2.0 MHz BOOST fSw = 4.0 MHz BOOST fSw = 6.0 MHz
Figure 140: Efficiency of boost converter, before and after compensation with predicted inductor
losses
Compensating the efficiency results for the predicted inductor losses accounts for a substantial
portion of the performance difference between the inductors. However, the microfabricated inductor
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shows an unexplained dip in efficiency around 1 W output, corresponding to roughly 300 mA output
current. Surprisingly, increasing the output power increases the efficiency past this point.
This dip is postulated to be due to heating effects within the inductor. As the switching frequency
increases, the dip occurs at lower output power. If this was a saturation effect, as switching frequency
increases, the dip would occur at higher output power.
6.5 Conclusions
6.5.1 Performance Differences
The results in this chapter clearly establish the utility of the laminated cores in high frequency
switching power converters. The ferrite inductor chosen did significantly outperform the microfabricated-
core inductors, but this discrepancy should be viewed in the context of two major considerations.
6.5.1.1 Maturity of Technologies Used
First, ferrite inductor technology is extremely mature. Thus, the ferrite core itself can be expected to
be made of highly-engineered materials with low losses. At the same time, the material constituting
the microfabricated cores was grown in low-volume lab environments with low-cost, custom-made
equipment.
As well, the packaging of the ferrite inductor is clearly superior to that of the laminated-core
inductors. This results in lower winding resistance – both AC and DC resistances – as well as su-
perior thermal performance. The reduced winding resistance directly improves converter efficiency,
since the inductor is, in both cases, in series with the output current. The thermal performance is
also very important because the performance of both ferrite and ferromagnetic materials deterio-
rates at higher temperatures. The ferrite inductor’s superior ability to shed heat certainly helped the
converters operate at higher efficiency.
6.5.1.2 Core Volume
Another, equally important, difference between the inductors used in this work is the core volume.
The estimated core volume of the ferrite inductor, assuming a minimum ferrite feature size of 1mm,
is approximately 40mm3. Meanwhile, the core volume of the laminated-core sample is less than
7mm3. The saturation current of the two inductors, although not precisely measured, are roughly
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equivalent, around 1.5A.
The inductors presented in this thesis are compatible with most microfabrication and micro-
electronic packaging processes, and that is a major element of their value. As electronics systems
continue to push towards ever-smaller packages with tighter integration, this processing compati-
bility is a key enabling trait. And it is along this direction that this cited reduction in core volume
achieved with the move from ferrite magnetics to laminated-core magnetics compounds its impact.
6.5.2 Additional Advances in Power Converter Design
Although the demonstration circuits used in this chapter focused on high-frequency operation as
the essential front along which power converter technology is progressing, there are many other
directions in which advances have been made and are being made. These include quasi-resonant
conversion techniques, advanced snubber design, multiphase architectures, and power factor correc-
tion. While none of these may offer a similarly direct path to improvement as seen with advanced
core lamination, some of these design features may still present opportunities to apply sacrificial
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Figure 141: Typical Offline AC/DC Converter Architecture
One example might be found in power factor correction (PFC). PFC applies to any AC-connected
load, and it refers to design features intended to make an load appear as much like an ideal resistor
as possible to its AC input. Missing or ineffective PFC can cause inefficient or unpredictable behav-
ior within power grids. For SMPSs, where the architecture is typically as shown in Figure 141, PFC
would be applied in the first rectifier stage, and its goal would be to minimize the harmonic content
of the SMPS’s input current waveform.
This is typically achieved by implementing the first rectifier as a variable-conversion-ratio DC/DC
converter, and modulating its conversion ratio such that it draws an input current that is proportional
to the input voltage. When implemented in this manner, the first rectifier stage is referred to as
the PFC converter. PFC converters are frequently boost or SEPIC topologies, and they provide an
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opportunity to convert input power from a wide variety of grid voltages (ex. 120 V to 240 V, 50 Hz
to 60 Hz) to an invariant format, typically around 400 V DC.
6.5.3 Higher Efficiency
While the demonstration of successful power conversion with these microfabricated cores is im-
portant, significantly more impact could be gained from demonstrating high-efficiency conversion,
close to 90%, on par with typical commercial converters.
This work establishes that laminated-core inductors, even with extremely low core volumes, can
support high-frequency switched-mode power conversion. The most straightforward path to such
high-efficiency conversion would be to increase the inductance by including higher-volume cores.
This would reduce the amplitude of the AC component of the inductor current, reducing its AC
losses. Achieving more core volume could, naturally, be the result of stacking more cores together,
or of plating thicker cores.
Another requirement to achieve higher efficiency in these converters would be to reduce the
inductors’ DC winding resistance. Particularly for low output voltage applications, this becomes
very important. For instance, in the buck converter results presented in this work, where the output
voltage was approximately 3V, the laminated-core inductors’ DC winding resistance of 320 µΩ
precluded any operating efficiencies of 90% or higher.
Lower DC winding resistance could be achieved either by including more strands of litz wire, or
by using copper foil windings. In either case, the available volume for the windings would present
a dominant limit.
6.5.4 Importance of Preserving Samples
As mentioned above, great care was taken to protect the integrity of the microfabricated cores and
to prevent their overheating. During this research, a great many samples were lost to overheating
during characterization and during operation in the power converters. It seems that, for future work,
incorporating measures to monitor the core’s temperature and initiate an automatic shutdown of the
power converter would be of great value. This would not only prevent the loss of valuable samples,
but also, by effectively reducing the required margins, allow the full operating envelope of the power
converter to be explored.
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6.5.5 Value of Tight Integration
One final aspect of these converters which could be improved to great advantage would be the
integration of the inductor as well of as the entire system. This would give better performance,
particularly by reducing the inductor’s lead resistance and inductance. The latter – leads inductance
– is of immense importance for the implementation of isolating topologies, since the self-inductance
of the leads translates into leakage inductance, which directly limits the amount of energy that can




This chapter draws together, across the scope of the entire thesis, key results and broad-based con-
clusions. As well, the principal intellectual contributions are highlighted.
7.1 Review of Major Results
Chapter 2 presented the fabrication of a compact inductor, microfabricated on a silicon substrate.
The inductor was characterized both at the device level and in a high-speed switched-mode power
supply (SMPS).
Sacrificial multilayer electroplating served as the central microfabrication technique for this
work, and was the subject of numerous extensions and enhancements. These are detailed in Chap-
ter 3, with particular attention devoted to improvements to the essential fabrication steps. Several
process enhancements based on experiential learning are presented. Most substantial among these
is the development of a second-generation automated multilayer electroplating system. Additional
details of this system are presented in Appendix C.
Based on the sacrificial multilayer electroplating process, a new type of microfabricated capac-
itor was designed, fabricated, and characterized. This capacitor also served as to demonstrate the
capacity of the process to produce high surface area structures. This work is presented in Chapter 4.
Also utilizing the sacrificial multilayer electroplating process, highly-laminated magnetic cores
were fabricated. With lamination thicknesses ranging from 166 nm to 1.66 µm , these cores served
as the means to demonstrate the use of the process to suppress eddy current losses in the produced
structures. The design and fabrication of the cores, along with their integration and packaging into
finished inductors is presented, in Chapter 5.
The successful suppression of eddy current losses is also detailed in Chapter 5, although the
overall losses were found to be substantially higher than predicted by analytical modeling. The
task of accurately measuring inductor core losses at high frequency and high magnetic flux entailed
the design and implementation of a new core loss characterization system, which was based on
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the principle of resonant loss measurement. As well, advanced numerical techniques were used to
divide the observed core loss into eddy current, hysteresis, and anomalous components. Many of
the fundamental principles underlying both the core loss measurement system and the analysis of
the empirical data are detailed in Appendix B.
The final major result was the successful operation of the laminated-core inductors in high-
frequency DC/DC converters, as described in Chapter 6. Both buck and boost topologies were
implemented and comprehensively observed at switching frequencies from 2 MHz to 6 MHz and
output loading of up to 2 W. Using a high-volume laminated-core inductor, outputs of 3 W and 5 W
were achieved, respectively, with the buck and boost converters.
7.2 Intellectual Contributions
The contributions of this work comprise multiple microfabricated devices, the development of new
equipment for the systematic construction of these devices, and the development of a methodology
for the characterization and analysis of these devices’ performance.
First, microfabrication techniques were gainfully applied to build a new type of power inductor
in a fashion that is fully suitable for post-CMOS, wafer-level integration. Not only were aspects of
the microfabrication processes used to introduce performance-enhancing features in the inductors,
but it was also shown that the inductors offered excellent performance, both at the component level,
and when operated in a prototype high-speed switching power supply.
Building on these results, a second type of power inductor was investigated. Although not a new
type of inductor, these devices were built using electroplated magnetic cores with unprecedented de-
grees of lamination, reaching layer counts of 200, corresponding to a layer thicknesses of 166 nm.
As well, the fabrication of these cores incorporated numerous advances in the unit fabrication pro-
cesses, a new approach to mechanically supporting and electrically isolating the core laminations,
and device-level packaging, all to create devices with good enough process yield and mechanical
robustness to allow all subsequent characterization.
The premise behind implementing such extreme lamination geometries was the reduction of
eddy current losses. Systematic and empirically conclusive experimentation to validate this premise
was enabled by the development of two new, complex systems. First, an automated system for
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mulitlayer electroplating was designed and implmented as a key infrastructure element. This sys-
tem allowed reliable fabrication of multilayer devices, under very repeatable conditions, producing
highly regular structures with well-controlled geometry. This increased process yield and acceler-
ated the associated experiental learning, but, more importantly, the controllability and repeatability
provided a plausible basis for comparing the observed behavior of these devices with analytical
predictions.
A second fully custom system, for measuring the inductors’ core losses at the frequencies and
excitation levels found in advanced power converters, was also designed and implemented. This sys-
tem stands as a highly evolved implementation of resonant core loss measurement, and a new way
to measure losses in microfabricated cores. However, this system also made essential contributions
to the successful confirmation of the suppression of eddy current losses in thinner laminations.
By incorporating numerous aspects of precise calibration and automation, it allowed the collec-
tion of a very large number of data points over a wide range of dynamic conditions. The precision
and quantity of measurements obtained through the use of this system allowed the use of advanced
numerical techniques, such as nonlinear least squares regression, to provide accurate and conclusive
analyses of the core loss data.
The final results of these numerical analyses constitute the principal contribution of this work: a
successful venture into core geometries with very thin lamination that delivered the expected benefit
of suppressing eddy current losses. This result can also be broadened, without any loss of soundness
or importance, to an ultimate contribution: that microfabrication processes may be borrowed from
the MEMS field to create new types of power electronics devices with new levels of performance.
This is further strengthened by this work’s auxiliary contribution of the design and fabrication
of a new type of capacitor. The development and characterization of this capacitor illustrates the
use of sacrificial multilayer plating, along with the complementary combination of unrelated mi-
crofabrication processes, to create a new device. Additionally, the investigation into the capacitor
builds a basis for future research that, perhaps with improved packaging, could eventually yield a
very high-performance, high-density power capacitor.
A final contribution of this work is the successful demonstration of the laminated-core inductors
in very high-speed switching power supplies. This result establishes the relevance of the chosen
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inductor core fabrication technology, including its capacity to limit eddy current losses, to practical
power supply implementations. As well, it creates an avenue for the direct application of ferromag-
netic electrodeposition technology in power magnetics devices, eventually in fully-integrated power
conversion systems.
7.3 Potential Future Applications
Sacrificial multilayer plating has been applied to produce capacitors (Chapter 4) and high-performance
power inductors (Chapter 5). However, there are numerous other applications in which this tech-
nique, particularly its ability to produce magnetic structures with high surface area, can deliver
unique benefits. These may serve as fruitful areas of future investigation based on the techniques
and results presented in this thesis.
7.3.1 Additional roles in SMPSs
The high-speed magnetic cores produced by sacrificial multilayer electroplating allow for SMPSs
to operate at high speeds with reduced magnetic core volumes. As well, they might find expedient
application in at least two other types of subcircuits commonly found in practical SMPSs.
7.3.1.1 High-side MOSFET Gate Drivers
Vcc Vin




Figure 142: High-Side MOSFET Gate Drive Circuits [72]
MOSFETs are the most common type of switch element in silicon-based SMPSs. Though
MOSFETs are available with both n- and p-doped channels, the former, also known as N-channel
MOSFETs or just NFETs, are strongly preferred for use as power switches. [72]. This is due almost
182
entirely to the higher intrinsic mobility of electrons relative to holes, given the NFET’s employment
of electrons as primary charge carriers. The result is reduced conduction loss within the channel as
well as faster switching, both of which directly improve the efficiency of the SMPS. A secondary
advantage of using only NFETs in a SMPS is found in subcircuits where behavioral symmetry
between two (or more) NFETs is important for performance, such as a typical power pole or a
current mirror.
The chief difficulty with using only NFETs in SMPSs is the fact that an NFET’s gate must be
driven to a voltage higher than its source; in the case of a high-side NFET, shown in Figure 142,
this means that the FET’s gate must be driven higher than the power rail. There are a number of
techniques for solving this problem, including the maintenance of a separate gate-drive rail (VCC in
Figure 142), often generated by a separate charge pump circuit. A capacitor provides the DC shift
from the control circuitry’s voltages to the high-side NFET’s gate and source voltages, near Vin.
Another technique utilizes a pulse transformer to implement the DC voltage shift. Utilizing a
transformer-based NFET drive circuit obviates the need for the separate gate drive VCC power rail
as well as the need for the high-voltage, high-speed gate drive transistors. The removal of these two
elements substantially simplifies the SMPS’s entire implementation.
One challenge with transformer-based NFET driver circuits is that the voltage waveforms re-
quired at the MOSFET’s gate have very high slew rates, requiring that the gate drive transformer be
capable of transferring energy at very high frequencies. Any excessive high-frequency losses in the
gate drive transformer core will reduce, overall, the gate drive signal, but will especially attenuate
the higher frequencies, leading to a lowered slew rate at the MOSFET gate. The fine laminations of
magnetic cores produced with sacrificial multilayer electroplating would allow suppression of high-
frequency eddy current losses, enabling the use of these cores in high-speed gate drive transformers.
Moreover, the high saturation current of typical electrodeposited ferromagnetic alloys ensures that
the gate drive transformers will be able to transfer the required amount of energy to the MOSFET


































lossless snubberdissipative (RCD) snubber
Figure 143: Lossless snubber circuit. Purple arrows indicate current flow. When the MOSFET
turns off, the main inductor’s flyback charges the snubber capacitor, while the snubber inductor
discharges. When the MOSFET is on, the snubber capacitor discharges into the snubber inductor.
[72]
7.3.1.2 Lossless Snubbers
Another common supporting circuit found in SMPSs is the snubber circuit. Snubber circuits, shown
in Figure 143 are used to absorb the inductive flyback experienced when a power switch attempts
to de-energize an inductive element. The voltage spike associated with inductive flyback is a major
concern in practical designs, as it introduces increased voltage stress on the switch components as
well as increased localized heat dissipation during the flyback. [72].
Snubbers necessarily dissipate some amount of power, essentially absorbing the high-frequency
components of the inductive flyback with one or more resistors. However, overall converter effi-
ciency can be improved by incorporating so-called “lossless” snubbers, which use energy storage
elements, especially smaller inductors, to absorb the fast transient, and later return the absorbed
energy to the input power rail. The two snubber types are illustrated in Figure 143. The high-speed,
microfabricated magnetic cores produced with sacrificial multilayer electroplating might make ex-
cellent constituents of lossless snubbers.
7.3.2 Magnetic refrigeration
The magnetocaloric effect (MCE) describes a well-known behavior of magnetic materials, and
is widely exploited to achieve refrigeration at temperatures near 0 Kelvin. MCE refrigeration is
commonly used to cool superconducting materials to the very low temperatures at which super-
conduction occurs. Recently, however, materials and systems for magnetocaloric refigeration near
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room-temperature, as a replacement for conventional refrigeration and cooling systems, are being
researched. Room-temperature magnetocaloric refrigeration offers the possibility of higher effi-
ciency and reduced environmental toxicity relative to organic refrigerant-based refrigerators. [33]
The magnetocaloric effect can be viewed as a consequence of the second law of thermodynam-
ics, and is manifested any time a magnetic material undergoes a change in its magnetization state,
particularly the change from fully saturated to fully randomized. The change in magnetic ordering
amounts to a change in entropy, and by the second law of thermodynamics dictates a corresponding
change in temperature under adiabatic conditions.
For a ferromagnetic material, the magnetocaloric effect is most pronounced near the material’s
Curie temperature TC , at which the transition between ferromagnetism and paramagnetism occurs.
This transition between these two magnetic regimes is termed a “magnetic phase transition,” and
bears many similarities to physical phase transitions, such as condensation or evaporation. More-

















Figure 144: Magnetocaloric Refrigerator (AMR) and Regenerator Bed. after [65] and [48]
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The magnetocaloric effect is harnessed to effect refrigeration by bringing a thermally conduc-
tive fluid into contact with some fully-magnetized material, and then subsequently removing the
magnetizing field. As the magnetic material spontaneously loses its magnetic order, and its entropy
increases, it will absorb heat from the fluid. The fluid, now at a lower temperature, is then removed
from the magnetic material. Subsequent re-magnetization of the material will release this heat from
the magnetic material. However, since the temperature change associated with the magnetic phase
change is very low, less than 4 Kelvin in most cases, a regenerative configuration must be used. [2]
One example of a regenerator is shown in Figure 144, where two pistons force a heat-conduction
fluid to undergo reciprocal motion through a closed tube, over a bed of magnetocaloric material. One
end of the tube is designated as the hot end and the other the cold end; each end has a dedicated heat
exchanger. An external magnet modulates the regenerator bed’s magnetization in phase with the
fluid’s direction of flow so that the MCE-induced temperature changes tend to raise the temperature
of the hot end lower the temperature of the cold end. This results in an end-to-end temperature
difference greater than the temperature change achieved during any one pass of the fluid over the
regenerator bed. [65] [48]
A typical regenerator bed is shown in Figure 144, in which thin plates of magnetocaloric ma-
terial are suspended parallel to each other, so that the heat transfer fluid may flow between them.
Alternative MCE regenerator bed constructions include pressed spheres and parallel rods. There is a
wide range of potential materials for MCE refrigeration, including La0.67Ca0.33−xSrxMn1.05O3, and
alloys such as Gd-Si-Ge. However, one of the major challenges in implementation of MCE coolers
is the construction of the MCE regenerator bed themselves.
In the first place, the MCE elements must have high surface area, to allow maximal cooling
capacity for a given volume. This concept is treated by the modeling of heat diffusion through the








Ld is the penetration depth of heat, ν is the regenerator’s operating frequency, and k, ρ and C are the
material’s thermal conductivity, density and heat capacity, respectively. Given a maximum material
depth, Equation 157 can be rewritten to give a maximum frequency at which the full volume of
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The frequency at which the regenerative action can occur directly determines not only the cooling
capacity of the system, but also the achievable end-to-end temperature difference. [48]
As well, the flow of the heat conduction fluid inside an AMR tends to induce mechanical damage
in the MCE elements, Debris from this damage accelerates wear on seals, and presents a dominant
limitation on the reliability of MCE cooling systems.
Multilayer structures produced by the microfabrication process explored in this chapter could
offer distinct advantages if used to fabricate parallel-plate regenerator beds similar to the one shown
in Figure 144. In the first place, arbitrary surface area to volume ratios could be achieved, allowing
the selection of much higher operating frequencies than the typical values of 0.5-10 Hz [48] while
still sweeping the entire volume of regenerator material through the full magnetic phase transition.
As well, the interlayer gaps could be adjusted as desired to give fluidic channels of desired geometry
and flow resistance, allowing precise control over the implicit tradeoff between magnetic volume,
fluidic flow rate, and thermal frequency limits. Meanwhile, the electrodeposition process that de-
posits the magnetocaloric material could be modified to allow for the deposition of significantly
tougher materials, such as nickel, in the interior regions of the magnetocaloric layers, imparting
improved toughness and stiffness to the regenerator structure.
There are also very practical aspects that further augment the fit of sacrificial multilayer plated
structures into the field of MCE cooling. First, as progress is made towards general-purpose, near-
room-temperature magnetic refrigerators, strong interest in miniaturization will probably follow.
Highly compact MCE coolers, given their potential for high density and efficiency combined with
their lack of moving parts, may find application not only in electronics cooling but also at the
lab-on-chip scale. Second, many of the materials of interest for MCE cooling, including those
targeted for room-temperature use, have well-studied electrochemical behavior and are compatible
with electrodeposition: erbium, yttrium, nickel, dysprosium, tin, cobalt, germanium, lead, silver,
rhodium, gadolinium, and neodymium. This implies that, contrary to methods used to produce
conventional MCE elements, one process – sequential multilayer electroplating – could give access
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DC MHD pumps offer simpler operation than AC pumps, and allow the use of permanent magnets
to generate the magnetic field. However, DC MHD pumps generally require that the electrodes be
in direct contact with the fluid being pumped. This requires that careful attention be paid to the
chemical compatibility between the electrode material and the fluid, and also creates the possibility
of electrochemical interactions with the fluid’s components. An example of the latter is the hydrol-
ysis of water at 2.1 V, which imposes an identical limit on the maximum voltage that can be applied
to aqueous solutions. This in turn either translates to a maximum pumping current achievable for
a given fluid, or requires additional chemical species in the fluid that undergo reversible reduction-
oxidation cycles at the electrodes, greatly reducing the apparent resistivity of the liquid. AC MHD
pumps allow much greater voltages to be applied, as the pumped fluid’s electrolysis reaction does
not occur in appreciable amounts under AC conditions. As well, by creating a π/2 phase shift be-
tween the current and magnetic fields crossing the fluid, an AC MHD pump could potentially be
employed as an electrically-controlled valve.
AC MHD pumps are widely reported, but have operated at frequencies no higher than 5 kHz.
However, at substantially higher frequencies, the displacement currents (i.e. capacitive coupling)
through a nonconducting fluidic wall should be large enough that most of the applied pump voltage
is transferred across the fluidic wall. This would obviate the requirement that the MHD electrodes
be in contact with the pumped fluid, a factor that could not only greatly simplify microfabrication
of MHD pumps, but also, given the availability of highly-durable polymers such as PTFE, allow
pumping of chemically aggressive fluids.
7.4 Final Conclusions
In alignment with the sets of conclusions presented at the end of each chapter, a set of broad con-
clusions may be drawn.
Most generally, it can be inferred from this work that the fabrication technique of sacrificial
multilayer electroplating has many potential uses in the construction of power electronics systems.
Successful application of the process to selected components – capacitors and inductors – has been
shown, but the potential can be clearly seen for application to additional device types found in power
electronics, such as transformers, batteries, and saturable-core reactors.
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As well, the results presented suggest that there is an enormous benefit to be reaped from im-
proved integration of these microfabricated power electronics components into power electronics
systems. Tighter integration would further facilitate the operation of SMPSs at higher switching
speeds, and enable reduced unit costs in a commercial production environment.
As well, a well-understood integration scheme would open an avenue of power electronics
systems aimed at developing system architectures and system topologies that exploit the unique
capabilities of fully-integrated systems. For instance, a high-performance fabrication platform al-
lowing co-fabrication of inductors and capacitors, in batch fashion, might enable new techniques
for employing quasi-resonant behavior in SMPSs, or perhaps new topologies for distributed power
generation at the microscale.
In each portion of this work, there have been several immediately adjacent bases of knowledge
that could provide substantial benefits if they could be leveraged in this research. Access to such
related fields is an implicit premise in multidisciplinary fields such as MEMS. However, the breadth,
depth, and maturity of the fields adajcent to this research, including commercial electroplating,
fundamental electrochemistry knowledge, and silicon-based circuitry (i.e. analog CMOS design)
seem remarkable. This suggests that efforts of any scale aimed at gathering and applying advances
from these neighboring fields might be highly amplified in their impact.
Finally, a near absolute in this work has been the critical role played by microfabrication pro-
cesses in enabling the devices and systems presented. This not only validates the research already
performed in this area, but also clearly creates demand for continued and expanded work. This also
implies that the discipline of microfabrication is likely to, in the future, be a significant source of
high-impact advances in the traditionally system-oriented field of power electronics.
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APPENDIX A
CONVENTIONS AND DERIVATIONS FOR EIKONAL GEOMETRIES
A.1 Background
Amongst the various projects presented in this thesis, a largely self-consistent group of conventions
and derivations has evolved. These conventions deal with sets of closed paths, where the paths are
eikonally interrelated. An eikonal relationship is one where there is a constant minimum separation
between the two paths, as illustrated in Figure 146.
Eikonal curve sets model certain physical phenomena such as the advance of electromagnetic
and acoustic wavefronts. In this work, they are used to model the advance of isotropic wet etches as
well as magnetic flux distributions inside closed magnetic circuits.
These are well-explored topics within the field of mathematics, and this appendix serves only
to develop ready-to-use expressions that are tightly tuned to the situations being considered. More
rigorous and more complete treatment of these situations can be found in three disciplines:
• analytical geometry, in which paths may be described by a variety of curve constructions (e.g.
as Bezier curves, B-splines, non-uniform rational B-splines (NURBS)), and robust algorithms
for generating eikonal sets are known;





Figure 146: Eikonally-related curves are separated by a constant distance; in this case, curve A and
curve B are eikonally related, and the constant minimum distance separating them is illustrated as









constituent paths complete curve
Figure 147: A curve (shown in green) consists of some geometric combination of one or more
closed paths (shown in blue). In this case, the areas enclosed by the two inner paths are subtracted
from the area enclosed by the outer path. The area (red) and perimeter (green) are defined only for
the curve.
• differential geometry, in which differential equations in standard coordinate systems are de-
veloped that describe eikonal relationships.
A.2 Definitions
Curve is taken to mean a collection of one or more closed paths that, taken together, define a finite
enclosed area. Where multiple closed paths are involved, the geometric operation used to combine
their enclosed areas (e.g. subtraction, intersection, union), as well as the role of each path’s area in
that operation, will be clear from context. The area of the curve is defined as simply the area of the
enclosed area, and the perimeter of the curve is the total perimeter of this enclosed area, including
the perimeters of any interior regions. In general, a given curve could be specified by any number
of different constituent path sets. However, since the curve’s useful properties are related to the
combination of the paths, and not the paths themselves, it is unimportant which set of paths is used
to describe the curve.
In all cases, the sets of curves under consideration have a common structure. There is a single
"anchor curve," along with some subset of all of its eikonally-related curves. The anchor curve is
typically equal to the nominal lateral geometry of the microfabricated device under analysis. The
remainder of the set of curves is spanned by a single continuous variable s, so that each value for
s corresponds to a single curve. For a given curve, s also represents the eikonal offset (minimum
distance) between that curve and the anchor curve. Therefore, s = 0 is taken as the anchor curve.




Given an eikonal curve set, the curve area A (s) will always vary continuously with s. Further, area
is always differentiable with respect to s, and that derivative is precisely the perimeter, or
∂A (s)
∂s
= l (s) . (158)
Equivalently, from an integrable expression for l (s), the area can be defined as:
A (s) = A (s0) +
∫ s
−s0
l (ξ) dξ (159)
In contrast, the perimeter will not necessarily be either continuous or differentiable with respect
to s.
A.3.2 Perimeter Cancellation Discontinuities
Curves with parallel or congruent edges are subject to sizeable perimeter cancellation disconti-
nuities. For each value of s, any two paths or path segments bear exactly one of the following
relationships:
• they are fully disjunct, and do not intersect at all,
• they intersect each other at a finite number of points, or
• they intersect at an infinite number of points (i.e. finite lengths of each path are fully coinci-
dent).
Perimeter cancellation discontinuities occur under the latter circumstance. Perimeter cancellation
discontinuities are noteworthy because, in this work, their magnitude was frequently a signficant
fraction of the total perimeter.
A.3.3 Quadratic Perimeter Approximation
Particularly for multi-path curves, the interaction between the constituent path’s areas can become
quite complex. However, to a coarse level of accuracy, curve area will grow as the square of s, while
curve perimeter will grow as s. Formalizing this coarse approximation, as long as perimeter can-
cellation discontinuities are accounted for, can give usable approximations to otherwise intractable
expressions for area and perimeter.
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Employing this approximation amounts to choosing a set of values for s at which both A (s) and
l (s) are known, assuming a quadratic form for l (s) in between the known-value points. A linear
approximation for l (s)







would be simpler, and reasonably accurate, but would allow for a mismatch between the integral of
the perimeter and the area:
∫ s1
s0
llin (s) ds =
[s1 − s0] [l (s1) + l (s0)]
2
, A (s1) − A (s0) (161)
Augmenting the assumed form for l (s) with a degree of freedom about its midpoint, that is at
l (0.5s0 + 0.5s1), with symmetric quadratic support terminating at the interval endpoints, can exactly
nullify this shortcoming of the linear approximation. The support function providing the extra
degree of freedom, φcorr (s) would be given as
φcorr (s) =
(s − s0) (s1 − s)
(s1 − s0)2
(162)
Determining the amplitude of the correction term Kcorr is done by first observing that
∫ s1
s0




and introducing a temporary constant Kcorr to ensure that the area change due to φcorr (s) accom-
modate the discrepancy between the real area change A (s1)− A (s0) and the area under the curve of
llin (s):
A (s1) − A (s0) = Kcorr
∫ s1
s0
φcorr (s) ds +
∫ s1
s0
llin (s) ds (164)
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Then, the assumed form for l (s) over the open interval (s0, s1) can be written as the sum of a
linear term llin (s) and an appropriate scaled quadratic area-correction term Kcorrφcorr (s):
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Magnetic cores provide the indispensable capability to contain magnetic fields. But, this comes at
the price of parasitic energy dissipation within the cores. These parasitic losses inside magnetic
cores, or simply “core losses,” can very easily become prohibitive to the desired operation of the
magnetic component or system. Therefore it is important to understand these losses, both to be able
to predict their impact on a system, and also to help guide efforts to minimize them.
B.2 Loss Types
Core losses can be attributed to a wide range of physical phenomena occurring within the magnetic
material. The origins and basic analyses of the predominant loss types are presented in this section.
B.2.1 Eddy Current Losses
Eddy currents, and the associated losses, are part of a a parasitic effect that occurs with time-varying
magnetic fields. They are accounted for in Maxwell’s Equations. Faraday’s Law
∮
E ds = −∂Φ
∂t
(171)
dictates that an electromotive force will arise wherever there is a changing magnetic field. Ohm’s
Law
~J = σ~E (172)
in turn dictates that in the presence of such electromotive force (~E) an electrical current will flow,
and, moreover, that power will be dissipated as Pv:












. Therefore, a magnetic core will experience nonzero eddy current losses unless it either has zero














~B = µ0 ~H
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~J




Figure 149: Transduction pathways involved in creating eddy currents, along with the associated
analytical relations
The complete closed transduction loop that gives rise to eddy currents is shown in figure Fig-
ure 149. The electrical induction current pathway (~E → ~D→ ~H) is shown for general completeness;
it is relevant when electric displacement currents ( ∂∂t D) are significantly large, but can be neglected
otherwise. In the latter case, the governing relation can be developed:





























With the phasor convention for all fields and currents, this relation becomes
∇2 ~E = µσω~E (180)
a relation that is formally equivalent to the Helmholtz Equation
∇2w + λw = 0 (181)
with λ = −µσω and w = ~E. The characteristic polynomial for one-dimensional solutions to this
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w = 0 (182)
D2 − λ = 0 (183)
D2 = λ = µσω (184)
D = ±√µσω (185)
giving a general solution of the form

















The quantity δ is known as skin depth, and and plays a pivotal role in analysis and modeling of eddy
current effects. Further, it can be seen that for an invariant excitation or boundary condition, the
total power lost to eddy currents increases as the square of frequency.
B.2.2 Hysteresis Losses
B.2.3 Anomalous Losses
Eddy current losses and hysteresis losses are both clearly predicted by theory and generally tractable
in analysis. However, real magnetic systems and real magnetic materials invariably experience
losses that are not accounted for by eddy current or B-H hysteresis models. These losses can be
attributed to a number of physical phenomena, as well as to inadequacies of the standard eddy
current and hysteresis models.
What are the mechanisms?
What if anomalous losses == losses not addressed?
Why is 1.5 such a popular exponent?
B.3 Analytical Modeling of Losses
B.3.1 Losses Within a Core Lamination
The differential relations presented in the previous section offer insight into the nature and behavior
of eddy and hysteresis losses. Their utility can be further extended by considering their solutions
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B.3.2.1 Volumetric Loss Expressions
a
l







Figure 151: Geometric Loss Scaling Constants
Equation 193 and Equation 194 allow useful conclusions to be drawn regarding macroscopic
behavior of core losses. Figure 151 shows the generic arrangment that should be considered in
drawing these conclusions. In this arrangement, which matches the device implementations pre-
sented in Chapter 5, a set of NL parallel laminations is linked by an electrical conductor with NT






It is assumed that all of the core’s laminations behave identically and that they therefore each carry
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precisely the same flux Φ, giving the relations
Φtot = NLΦ (196)




where Φ is the total flux through each lamination, as treated in Equation 193 and Equation 194.






















This allows a single apparent average flux density Ba is defined such that
Φ = Baab (202)





Likewise, the total losses throughout the entire core, Pe−tot and Ph−tot, associated with eddy currents
and hysteresis respectively, are given as:
Pe−tot = NLPe (205)
Ph−tot = NLPh (206)
where Pe and Ph are as treated in Equation 193 and Equation 194. Finally, the total core volume V
and total cross-sectional area A are by
V = NLabl (207)
A = NLab (208)
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where a, b, and l are as shown in Figure 150.
From this perspective, the loss magnitudes Pe and Ph can be converted into respective volumetric



































Further pursuing the right-most expressions in Equation 209, while making use of Equation 202
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By introducing the interpretive terms




GVe (aS ) = aS ·
sinh aS − sin aS
cosh aS − cos aS
(215)
GVh (aS ) = aS ·
sinh aS + sin aS
cosh aS − cos aS
(216)



















These equations embody the entire dependence of core losses on the magnitude of the magneti-
zation in the PmagV term. They also embody the entire dependence of losses on lamination thickness
and on skin depth in the respective GVe and GVh terms. These terms are explored in more depth
below.
B.3.2.2 Geometric Factors GVe and GVh
GVe and GVh in Equation 217 and Equation 218, respectively, can be seen as geometric scaling
factors that capture the influence of lamination thickness on the magnitude of the associated losses.
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By employing the Taylor series expansions
Figure 152: Geometric Loss Scaling Constants
cos x =
e jx + e− jx
2




























. . . (220)
sin x =
e jx − e− f x
2




























. . . (222)
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varies monotically. If the magnitudes of the change in energy of each segment of the direct B − H


























{|BmaxHmax| + |−BmaxHmax| + |BmaxHmax| + |−BmaxHmax|} (227)
= 2 f BmaxHmax (228)










= PmagV (Bmax) (231)
Thus, the apparent average flux Ba from Equation 218 and Equation 217 is equivalent to Bmax in
Figure 153.
From this equivalence between PmagV and the absolute-value summation of all magnetic energy
changes per unit time, it can be inferred that the total losses over a given volume are similarly



























































Integrating the magnetic energy storage Wv over an inductor’s magnetic core
In practical usage, it is difficult to directly measure the magnetic flux |B|, and this physical
interpretation of PmagV as the length of the direct B − H path is utilized to justify an alternative
expression for PmagV . Considering an inductor with measured inductance L and sinusoidal current





where Nt is the number of turns in the inductor’s windings. This same Φ, however, is assumed to be
equal to the flux, summed across the entire cross-section of all of the core’s laminations
|Φ| = NLab |B| (240)
Assuming that the mechanisms modeled in Equation 217 and Equation 218 act the same throughout
the core volume, summing those across laminations gives loss figures for the total core volume –
PTe and PTh, respectively –




















with the use of a totalized form of Pmag, PmagT
PmagT = NLablPmag (245)





























B.4.2 Simple Linear Regression
B.4.2.1 Mathematical Theory
The problem of simple linear regression can be stated as fitting a set of datapoints {(xi, yi)}, where
i ∈ N, to a relation of the form
y (x) = mx + b (251)
The process of fitting is taken to mean, qualitatively, minimizing the mismatch, across all points
xi, between the so-called “predicted” values y (xi) and the “actual” values yi. This mismatch is







yi − y (xi)
]2
(252)
where T is the number of datapoints in the set {(xi, yi)}.
Identifying the best fit, then, becomes mathematically defined as choosing the values for m and
b that minimize the mean squared error. Elementary calculus establishes that, without limits on
the domains of m and b, this minimum will occur at a point where one or both of the partial first
































































































































































































































Having found a unique zero of the first derivatives of E, the only remaining task, in order to
ensure that this zero is in fact a global minimum for E, is to establish that the second derivatives














T = 2 ≥ 0 (268)
(269)
B.4.2.2 Application
The application of simple linear regression is quite straightforward. Closed-form expressions for m
and b are easily attainable.
Assessing the suitability of a linear model for a given data set is usually done by inspecting a
plot of yi vs xi. Numerical indicators of the quality of the linear fit are also available. Certainly,
the residual error figure itself, E, is useful. Clearly, even though E is expressed on a per-data-point
basis, its magnitude must be compared relative to those of the data points themselves.
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Another useful numerical measure for quality of fit is the coefficient of determination, usually
written as R2. The R2 indicator takes into account both the mean squared error and the magnitude of
the yi, as well as the intrinsic variance of the yi. Two terms are introduced to measure the variance
within the data:











yi − y (xi)
]2
= T · E (271)
where ȳi is the mean of the yi. S S tot measures the intrinsic variance of the yi, while S S err measures
the residual variance of yi relative to the linear fit. R
2 is a measure of how much the fit reduces (or
“explains”) the variance; presumably, an ideal model would fit the data perfectly, and the variance
S S err would be zero.
R2 =
S S tot − S S err
S S tot
(272)
= 1 − S S err
S S tot
(273)
R2 values close to 1 indicate good fits.
It is also possible to use linear regression for situations where nonlinear models are expected.
This can be accomplished if the nonlinear model can be transformed to a linear eqation. For ex-
ample, consider a data set that is expected to fit the Nernst equation for electrochemical half-cell
potentials




where E is the measured half-cell potential, E0 is the “reference potential,” a constant, z is a dimen-
sionless constant for the given half-cell reaction, and Q is the reaction quotient. z is nominally the
valence of the ion undergoing reduction or oxidation. But in cases where competing reactions occur
or, generally, Faradaic efficiency is less than 100%, z can be substantially reduced and becomes
generally unknown. Q is a quantity constructed from reactant activities, with each activity raised
to a particular exponent. Where reactant concentrations are low, the activity is approximately equal
to the concentration. So, if only one reactant’s concentration, c, is varied at low levels, Q can be
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written as
Q = Kcα (275)
where K and α can be considered as empirical constants.
The experimental data would consist of a number of data points (ci, Ei), where ci is varied and
the half-cell potential Ei is recorded. The assumed Nernst equation can be manipulated into a linear
form:














log10 K + α log10 ci
]
(278)
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log10 ci









︸                           ︷︷                           ︸
b
(280)
From a given set of data, an m and b can be calculated. This would yield a predictive model that
could be used to predict Ei for any given value of ci. As well, from at least two different extracted
values for m and b (i.e. from two data sets), the values for z, K, and α could be determined. With
appropriate manipulation and transformation, it is possible to use simple linear regression in a large
number of situations where the governing relations are not strictly linear equations.
B.4.3 Linear Least-Squares Regression
The algebraic derivation that was used to achieve the matrix-form 2-equation linear system for
simple linear regression can be generalized to accommodate more sophisticated functions than a
simple line. This allows the decomposition of a given set of data into any number of arbitrary basis
functions.
B.4.3.1 Mathematical Theory
In simple linear regression, the linear relation
y (xi) = mxi + b
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established y (x) as a predictor of yi, based on a single quantity xi. This predictor relation is gener-
alized in two ways for linear least-square regression. Instead of a single independent variable x, a
set of l independent variables, x1 . . . xl, collectively referred to as the vector x̂, is incorporated into
the predictor relation, and specified at each data point (as x̂i), The predictor function is expressed as




β jg j (x̂) (281)
where β j are the coefficients used in the linear combination. The coefficients β j are, like the indi-
vidual xi values, organized into a vector β̂ for convenience. It is also assumed that functions g j,
referred to as the basis functions, are independent of all βm, m in 1. . . k.
The problem of linear least-squares regression, then, is to find the values for β1 . . .βk that mini-











(yi − y (x̂i))2 (282)




with respect to each βi to zero. One key observation toward this end depends on the independence









= g j (x̂) (284)
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Each first derivative, then, is seen to be, with all x̂i and yi known, a linear combination of the
β j. Equating all first derivatives to zero creates k linear equations involving the k coefficients β j,





g1 (x̂i) g1 (x̂i) . . .
T∑
i=1






g1 (x̂i) gk (x̂i) . . .
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i=1






g1 (x̂i) gk (x̂i) . . .
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From these formulations, matrix inversion algorithms can be used to find β̂ that makes all first
derivatives zero.
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indicating that any first-derivative zeroes will indeed be global minima points.
B.4.3.2 Application
Linear least-squares regression allows much more flexibility than simple linear regression in arrang-
ing the expectation of a fit between a dataset and the model. For instance, by choosing
gi (x) = e
iωx (298)
with ω set to the fundamental frequency, xi interpreted as time, and yi interpreted as a signal’s value
at time xi, linear least-squares regression becomes equivalent to a discrete Fourier series calculation.
However, there are two major practical considerations in using linear least-squares regression.
First, with the low analytical and computational cost of adding basis functions, there is a ten-
dency to incorporate a large number of basis functions into the model. This presents a problem
primarily in qualitatively interpretating the least squares fit result. Various approaches exist for
identifying a minimum “suitable” set of basis functions.
The second major concern with least-squares fitting is the relative degree to which individual
samples influence the overall fit. It is the total squared error function E that is minimized, its
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Though this is quantitatively inconclusive, due to the assumption that
∂β̂
∂yp
= 0 it shows that, qualita-
tively, data points where either yp or the functions gn (x̂) are large in magnitude, have a large effect
on E. For basis functions with large dynamic ranges (over the x̂i), this can lead to observations at
the small end of the dynamic range being effectively ignored.
One way to address this concern is to transform the yi and the g j (x̂) to reduce their dynamic
range. Note that, for the intended model fitting to retain its predictive value, both yi and the g j (x̂)
must undergo precisely the same transformation.
Another way to address this concern is through the use of weighted least squares. Weighted









yi − y (xi)
]2
(302)
Weighted least squares allows not only compensation for variation in magnitude of basis functions
and samples, but also for accommodation of non-uniform variance (standard deviation) among sub-
sets of the data points.
B.4.4 Nonlinear Least-Squares Regression
Linear least-squares regression offers a compelling triplet of advantages:




(unless the matrix in Equation 292 is singu-
lar, in which case the method will yield no solution at all),
• it is numerically and analytically simple, and
• arbitrary basis functions g j (x̂) may be accommodated.
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However, linear least-squares suffers from two equally compelling limitations. First, in its iden-
tification of an absolute global minimum solution, it disallows the introduction of constraints on the
solution space. For instance, in allocating core losses among different loss mechanisms, linear least
squares is liable to identify negative coefficients for some basis functions. This obviously violates
the same physical principles that were used to formulate the basis functions, meaning that linear
least squares can ultimately introduce inconsistencies into the analysis produced.
Second, linear least squares only allows solutions that are linear combinations of the basis func-
tions. In many cases, the unknowns that must be identified by curve fitting are not simple linear
coefficients. For instance, in many cases, hysteresis losses are empirically found to vary with mag-
netic flux density raised to an empirically-discovered power other than 2. In this case, the loss is a
nonlinear function of the unknown, and in the absence of very strong experimental assumptions (ex.
that only hysteresis losses are present), linear least squares is not able to be of assistance.
The method of nonlinear least squares alleviates both of these issues with linear least squares.
B.4.4.1 Mathematical Theory
Nonlinear least squares can be presented using the same formalism presented in subsubsection B.4.3.1.
The formulation of the predictor y Equation 281 is generalized to include β̂ as an argument, rather
























From this point, the method of nonlinear least squares amounts to a general minimization prob-




is to be minimzed with respect to the multidimensional
vector ˆbeta. Any of a wide number of minimization or optimization algorithms may be used, in-
cluding gradient descent and Newton-Raphson.
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B.4.4.2 Application
One common step in many of the optimization algorithms used for nonlinear least squares is the
evaluation of the derivatives ∂E∂βi
. These derivatives may be evaluated either numerically or sym-
bolically. Symbolic evaluation requires that the predictor y be differentiable with respect to βi
while numeric evaluation entails a separate evaulation of the predictor to determine each βi’s partial
derivative.
Identifying a global minimum with typical optimization algorithms is a matter of probability
and, to a lesser extent, tuning of the initial conditions and iteration parameters of the optimization
algorithm. This stands in contrast to the provably global minimum that is identified by a single
iteration of a least-squares algorithm.
In summary, applying nonlinear least squares is a nontrivial task that involves a substantial
amount of oversight. The MATLAB/Octave functions lsqnonneg and fminunc present well-tuned
implementations of nonlinear least squares. These were relied on for all nonlinear least squares-
based results presented in this thesis.
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However, beyond these requirements, the system was charged with optimizing for two major
performance parameters, and these heavily influenced its architecture.
C.1.1 Reliability
The electroplating robot was designed for extremely robust operation, allowing process runs that
might take several days to complete. The anticipated need to produce high-volume cores, well over
100 µm in total height, was the principal driver for this need, in light of the relatively immutable rate
of magnetic alloy deposition (approximately 10 µm per hour). As well, the large amount of time
and resource investment required to produce a multilayer plated structure, and the numerous ways
in which a malfunction of the plating system could render these structures unusable, easily justified
a strong upfront emphasis on reliable system operation.
This directive for high reliability was manifested in several ways. First, all motion control was
performed with closed-loop control systems. The hazard of wafer breakage due to mislocation
was an obvious driver for this decision, but the potentials for the mechanical systems to damage
themselves due to mislocation, or for the controller software to enter an unknown state were also
definitively avoided. Second, all real-time control was performed with microcontrollers. The use
of a PC, particularly one running Windows XP, as well as the use of a large, license-bound and
memory leak-prone application such as LabView or MATLAB were judged to be prohibitive risks
to the system’s achievable uptime. Third, all high-frequency circuits, such as the microcontrollers or
the PWM motor drivers, were implemented on custom PCBs with carefully designed ground planes.
This decision was made chiefly because the possibility of electrical noise from one subsystem, such
as the z stage motor driver interfering with another system, such as the plating controller’s current
sensor or the microcontroller’s reset line was judged to be a substantial risk.
C.1.2 Flexibility
Another overarching goal for the development of the plating system was that it be as flexible as
possible. This general concept of flexibility was realized in a few major areas.
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C.1.2.1 Control Flexibility
The use of the command line interface (CLI) framework, discussed later in this appendix, for the
microcontroller coding allowed for arbitrary changes to the controller’s operation to be effortlessly
accommodated in the user interface. As new features were found to be desirable in the different
subsystems, this software architecture greatly reduced the development and debug time associated
with the addition of each of these new features.
To allow an even greater degree of flexibility in the system’s high-level operation, the sequencer
subsystem was physically separated from the rest of the control electronics. The interconnection
between the sequencer and the system was fully encapsulated in a standard 25-pin “D-Sub” (DB-
25) cable and made exclusive use of quasi-static 5 Volt logic signals. This arrangement allows for
the replacement of the system’s original sequencer with any system capable of 5 Volt digital input
and output. Examples of such systems include a PC running LabView or MATLAB, equipped with
a digital I/O card, another microcontroller system, or even a panel consisting of manual switches
and dials.
C.1.2.2 Tank Array Flexibility
One of the most often-used degrees of freedom in the plating system was its ability to accommodate
an arbitrary set of plating and/or rinse tanks. This was designed into the system from the beginning.
Not only was the travel range of the x axis extended to its absolute maximum, but the x axis con-
troller software was designed to allow any number of tank locations, each with an arbitrary location
along the axis of travel.
C.1.2.3 User Interface Flexibility
The plating system was designed for use with a PC-based GUI. The use of serial ports, which are
well-supported by an enormous range of programming platforms in all major PC operating systems,
was the key feature to enable GUI control. The commonality of the command-line syntax, due to




• transportation of rinse water between rinse tank(s) and rinse water storage containers, and
• low-flow nitrogen aeration of plating tanks during plating.
The complete implementation of the fluidic system is shown in Figure 159. Carboys with caps
modified to accept nitrogen line pass-throughs were used to provide long-term storage of the plating
baths. Gravtiy-driven flow, along with spigots installed on the plating bath carboys, was used to
move the plating bath from the carboys into the plating tanks. Peristaltic tanks were used to move
the plating bath from the tanks back into the carboys. The filtration task was achieved with two
inline filters, one for each plating bath carboy; this filtration was driven with the peristaltic pumps
and therefore performed every time the plating baths were moved back into their carboys.
The nitrogen aeration of the plating tanks was implemented with lengths of polypropylene tub-
ing, coupled with needle valves to achieve precise flow control at low rates. A carboy was used to
transport rinse water into the robot’s area, in lieu of installing a new water faucet. This carboy was
also outfitted with a nitrogen line to allow deoxygenation prior to plating runs, as it was found that
remanent oxygen in the rinse water could lead to small amounts of iron oxide in the rinse water.
The peristaltic pumps were plumbed so that either pump, along with its dedicated tubing, could be
used to move used rinse water from the rinse tank(s) to a waste container.
C.2.2 Electronics
C.2.2.1 Implementation and Packaging
All electronics were implemented using printed circuit boards (PCBs) wherever possible, not only to
provide robust interconnect and mechanical stability, but also to minimize noise-inducing electrical
parasitics. In particular, the electronic communication between boards needed to be free of spurious
events caused by noise. As well, all subsystems had the potential to be adversely affected by internal
noise.
Toward the same end, all electronics were housed in walled, modestly-sealed enclosures. The
principal enclosures, as well as a view of the electronics implementations, is shown in Figure 160.
Also shown in Figure 160, industry-standard connectors were used to make connections between




all other components, called “slaves.”
There were five dedicated digital signals connecting each slave to the master: three lines for the
master to specify a command, and two lines for the slave to provide status to the master. Figure 161
illustrates the DCS protocol, as well as the major timing requirements. The idle state of the DCS
link is where the master is driving all zeros (“idle” command) onto the CMD lines, and the slave
has its acknowledge (ACK) signal deasserted. The master initiates a command by driving a nonzero
value onto the CMD lines. The slave, in response, asserts its ACK line, and begins executing the
command corresponding to the value on the CMD lines. The slave deasserts its ACK line upon
completion of the command, and holds its error indicator (ERR) at the appropriate value to signal
to the master whether or not an error was encountered.
All DCS lines are positive-high 5 Volt CMOS logic. This, in combination with the extremely
wide timing windows, makes the DCS protocol something with which a wide variety of systems
can interoperate. In particular, the DCS protocol should be very compatible with systems where the
digital inputs and outputs are handled solely by software (i.e. no hardware assistance).
C.2.3 Software
C.2.3.1 Standard Platform
All embedded software was implemented on Cypress PSoC CY8C29466 microcontrollers. This
decision was made to leverage previous experience with this platform, as well as a preponderance
of assembled general-purpose PCBs within the means of this research. The PSoC microcontroller
includes an on-board array of programmable, very flexible analog and digital blocks, such as op-
amps, analog-digital and digital-analog converters, serial-to-parallel converters, PWM generators,
and timers. These on-board functions were heavily utilized in the implementation of the electro-
plating system.
Use of the same platform across all embedded subsystems was a key aspect of the rapid rate
at which the embedded software was developed. All development was done in assembly language,
partly to sidestep the cost of a C compiler, but also to allow seamless integration with the CLI
framework. This required intimate articulation with the PSoC’s memory architecture, as well as
with various other critical aspects of the PSoC’s operation, and all associated learning was leveraged
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Figure 162: CLI Framework Architecture. The serial port interface is the principal point of user
interaction. Functionality is divided into a number of modules, each of which run asynchronous
to each other. All blue blocks are generated by a Java program; yellow blocks represent hardware
interaction functions; green blocks require manual authoring and debug.
The command line interface (CLI) framework was a principal component of the plating system’s
software development. The CLI framework, diagrammed in Figure 162 automates the process of
developing user interface code. It also implements thread-safe communication between a user inter-
face process and all “business” processes (i.e. processes that actually perform the microcontroller’s
externally-relevant tasks). As a result, business process code could be implemented in a relatively
naive and independent manner without negatively impacting either the software’s usability or its
stability. This gain is in addition to the avoidance of needing to manually implement user interface
routines.
The CLI interface allows the specification of any number of “parameters” and/or “functions.”
These parameters and functions are all directly accessible via a command-line (i.e. DOS-like) in-
terface that is automatically attached to the microcontroller’s built-in serial port. From the CLI, the
user can query or set any parameter’s value, as well as invoke any function.
An extensible markup language (XML) file specifies all parameters and functions, as well as
their organization into any number of “modules.” The CLI framework, when given this XML file,
automatically generates all source code necessary to implement the CLI. For each parameter, the
CLI framework generates a variable name that the user’s code can access. For each function, the
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user specifies the name of the function, and the CLI framework-generated code calls this function.
All CLI framework-generated code is in assembly, and is typically many thousands of lines of code.
This includes, as shown in Figure 162, not only the functionality for accessing parameters and
functions, but also a highly-optimized set of building blocks for the CLI interface. The latter include
the lexer, which translates a disorganized stream of input characters into a stream of lexical elements,
known as tokens. The parser takes the stream of tokens, as distinguished and indicated by the
lexer, and recognizes valid syntactic streams, and dispatches all associated commands and returns
appropriate output to the user.
C.3 Subsystems
C.3.1 x Stage
The x stage was taken in entirety from a decomissioned pen plotter. It consisted of a boss that was
mounted, via linear slide bearings, on two parallel unthreaded shafts. The mechanism was driven by
a two-phase stepper motor, which was coupled to the boss via a steel cable and pulleys. It was found
that the x stage motor was not prone to missing steps, without the application of very large forces.
Accordingly, precise position feedback was not implemented, although end-of-travel sensing was
implemented using optointerrupters.
C.3.2 z Stage
The z stage was a fully-custom mechanism designed around an automotive power window motor.
The power window motor provided an extremely high amount of torque but very limited angular
travel. A schematic of the z stage is shown in Figure 163. The mechanism was a double-sided
rack and pinion system, built in planar fashion atop a large backplate (stator). Two idler gears were
included opposite the drive gear (pinion) to act as in-plane bearings. A small plate with teflon bush-
ings attached acted as an out-of-plane bearing. This small plate incorporated two optointerrupters
which were used to detect end-of-travel conditions for the rotor. Not shown in Figure 163 is an
optical quadrature feedback wheel which was used to sense the drive gear’s position.
This design of the z stage was chosen because it fit well with in-house mechanical fabrication
capabilities, viz laser cutting of plastic blanks, and allowed for a very low-cost construction. This

















Figure 164: Plating Controller Schematic
This design allows for forward or reverse plating to occur in either plating bath, assuming the
wafer is positioned properly. For instance, to perform forward plating (deposition) in the sacrificial
plating bath, the wafer’s half bridge (A) will be driven to a low output, tying the wafer to ground
through the current sense resistor. The microcontroller’s on-board analog-to-digital converter was
used, in combination with a sense resistor, to monitor the plating current. A PWM signal is applied
to the sacrificial foil’s half-bridge (B) to achieve the desired current level. Note that the two foils’
half-bridges are able to share a current sense resistor, leading to their implementation in a single
full-bridge
Inside the microcontroller, a low-bandwidth proportional-integral (PI) controller was used. All
associated electronics and software were implemente on board the microcontroller. The voltage
from each sense resistor was independently amplified by a programmable-gain op-amp stage. A
14-bit D/A converter, with its input multiplexed between the two sense resistors, was used to read
these current sense voltages. A 100 Hz interrupt was used to update the control output.
C.3.4 Sequencer
The sequencer subsystem was responsible for issuing dynamic commands, using the DCS protocol
described earlier in this appendix, to the other three subsystems, as needed to orchestrate the desired
fabrication process. The sequencer was implemented on a dedicated PSoC microcontroller. It was




Cleaning should be both mechanical and chemical. Mechanical cleaning can be done with
Texwipes moistened with various solvents. At the least, a DI water-soaked should Texwipe be used
on the entire surface of the foil before every run. In cases where non-water-soluble contamination
is apparent on the foils (ex. grease), a standard organic solvent clean sequence, such as acetone-
methanol-DI water, should be followed, with mechanical assistance from swabs or Texwipes as
needed.
Deoxidation is very important for the copper foil, but can be generally skipped for the nickel
foil. The copper foil can be deoxidized with a 1:4 HCl:DI solution, requiring no more than 5
minutes total immersion time, followed by a thorough DI rinse. Mechanical assistance should not
be necessary for copper foil deoxidization.
Finally, the foils should be thoroughly inspected. Certainly, any contamination or mechanical
damage to the foils should be checked for. But, it is also very important to check the foils for
excessive topology or pores. As the foils dissolve during normal plating operation, they naturally
roughen and, particularly in the case of nickel foils, form pores. As this roughness and the pores
deepen, a number of undesirable effects become more prevalent. The foils’ larger surface area can
affect the plating process and the electrolyte balance of the bath, leading to overloaded baths. The
foils’ extreme relief makes it difficult or, in the case of deep pores, impossible to adequately clean the
foils, leading to checmical contamination of the baths. Finally, foils with rough surfaces were found
to produce much higher levels of particulate contamination, presumably due to the disintegration of
the foil in the baths. In cases where nickel foils had pores extending through the entire thickness of
the foil, unacceptably high levels of particulate contamination were found to be imminent.
Once the foils have been properly resurfaced, they should be clamped into place using the tank
top assembly.
Tubing
Each plating tank requires three tubes that will reach approximately to the bottom of the tank:
fluid ingress, fluid egress, and nitrogen agitation. The fluid ingress and egress tubes were used to,
respecitvely, add and remove the appropriate fluid to and from the tank. All of these tubes should be




It was found that iron oxide can develop in the nickel-iron rinse tank, and that not only the
addition of boric acid into the rinse water but also the prior removal of dissolved oxygen from
the water is required. Deoxygenation of the rinse water is achieved by filling the DI carboy with




The plating controller should be configured to produce the appropriate currents for each type of
layer – sacrificial and structural. Setting the plating controller’s output current for a given layer type
requires setting two parameters: current sense gain and target analog-to-digital converter (ADC)
setting. Both of these are exposed as CLI parameters.
Since there is not a well-calibrated expression relating these two parameters to a desired current
setting, it is necessary to use an ammeter (i.e. digital multimeter) to observe the current produced
while these parameters are manually adjusted. Note that the foil lead should be electrically con-
nected to the wafer lead while monitoring the controller’s output current during this step. Although
the plating controller acts as a constant-current source, maximally-accurate settings can be achieved
by including a 1.5 Ω resistor between the wafer lead and the appropriate foil lead. This rather
closely matches the actual loading that the plating controller will experience during plating.
x Axis Controller
The x axis controller requires only that the tank positions be set. There are four CLI parameters,
one corresponding to each tank. These parameters are in units of motor micro-steps. In general, the
default values, which are loaded at power-up of the microcontroller, are very close to the optimal
values. However, some trial and error in adjusting these values is needed, at the least to accommo-
date the necessarily varied alignment between the tanks and the x stage assembly itself. In other
words, the x stage has no means for sensing the positions of the tanks, and this variability can only
be compensated out by the user, at this step.
z Axis Controller
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The z axis controller requires no configuration. However, prior to starting a run, it should be
cycled up and down a few times. During its motion, particular attention should be paid to the
articulation of the gear teeth. If necessary, and dust visible on the gear teeth should be removed
with a brush, and/or a small amount of lubricant (spray-on solid teflon) should be added.
Sequencer
The sequencer requires that the process parameters be configured. These parameters include the
number of structural layers, whether the first layer is a sacrificial or structural layer, the time spent
for each type of layer, and the number and duration of rinse steps. These are all directly exposed as
CLI parameters.
C.4.2 Starting the Run
C.4.2.1 Critical Delays
When starting the run, there are a few timing-sensitive transactions, particularly segments of the
process where time delays must be minimized.
Sample Preparation
One of the most critical parasitic processes is the oxidation of the copper seed layer on the sam-
ple. After the topmost titanium layer is removed, exposing the copper seed layer, this oxidation
begins. Substantial oxidation of the areas to be plated presents a number of problems. Most impor-
tantly, the presence of excessive oxide at the beginning of the plating process can very easily result
in nonuniform plating, as well as the generation of particulate contamination. Such oxides can typi-
cally be removed with a very brief (15s or less) dip in hydrochloric acid (HCl), but it was found that
even small amounts of residue from this step, if left on the exposed areas, can be as harmful to the
quality of the plated film as the oxide itself. Regardless of the risk of contamination from a HCl dip,
the vigorous rinsing required after the dip presents further opportunity for oxidation, as well as for
damage to the photoresist structures. This is especially true for high aspect-ratio structures, where
longer rinses with more agitation are required, while the photoresist structures are more vulnerable
to damage and delamination. Finally, despite the high purity of the copper in the seed layer, the
oxide parasitically formed can not be readily removed in some cases, particularly in areas where the
DI rinse water has fully evaporated, leaving regions of dry (and highly oxidized) copper.
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This oxidation proceeds while the sample is fully submerged in the post-HF rinse, as well as
while the sample is exposed to air. The post-HF rinse oxidation proceeds at a modest rate, requiring
at least ten minutes or longer to become problematic, so it is not a major constraint on the operation
of the robot. However, the exposure of the sample to air, such as during its transport from the wet
bench to the robot, or while it is being clamed into the robot, must be carefully managed. While the
sample is exposed to air, a few very damaging processes can take place. Certainly, oxidation was
found to proceed at a much faster rate than while the sample was submerged in DI water. It was
found that unacceptable amounts of oxidation could occur during less than one minute of exposure
to air. As well, it is possible that the copper surfaces can become completely dry, and badly oxidized,
as mentioned above. Finally, it was found on several occasions that very large airborne contaminants
– visible to the naked eye – had adhered to the wafer during its exposure to air. Minimizing the time
the sample spends in air is the key to reducing all of these risks, and is the single most important
timing constraint during the robot’s operation.
C.4.3 During the Run
During the run, very little user action should be required. However, the state of the rinse tanks
should be monitored. As needed, the robot’s operation can be paused using the sequencer’s hold
and inspect CLI commands. Hold commands will pause with the wafer still immersed in its most
recent process tank, be it a plating tank or rinse tank. Inspect commands will pause immediately
after raising the wafer out of its most recent process tank. Both hold and inspect commands will
pause indefinitely, until a resume command is issued.
C.4.4 After the Run
Once the run is complete, the most important task is to carefully remove the wafer from its bracket
and place it in an environment that is both chemically and physically safe, such as a beaker of
freshly-dispensed DI water.
C.4.4.1 Plating bath return
Once the sample has been extricated, the first task is to return the plating baths to their long-term
storage carboys. This is done using the peristaltic pumps. Prior to turning the pumps on, ensure
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that there is fresh filter paper loaded into the filter modules. As well, it is important to have approx-
imately 1L of fresh DI water on hand before beginning the pumping process.
This DI will be used to cleanse the pumps’ tubing. It was found that not only will the plating
baths corrode the silicone tubing over time, but that the crystals produced as residual bath dries will
mechanically puncture the tubing. As the pumping process nears the end of the liquid in the tank,
the ingress end of the tube should be quickly transferred into the 1L container of fresh DI.
As the pumping continues, the DI will progressively replace the plating bath along the length of
the tube. The color of the liquid entering the carboy can be monitored at the carboy lid. The pump
should be stopped only when the clear DI reaches the carboy’s entrance. At this point, not only is
the tube filled with putatively nonreactive DI water, but also has the vast majority of the plating bath
been returned to the carboy.
C.4.4.2 Removing the rinse water
The peristaltic pumps can be used to pump the rinse water out of the rinse tanks into a waste
container. Note that the rinse water might contain both chemical and particulate contamination, so
it is very important to flush the pump’s tubing with copious amounts of DI water after using it to
move used rinse water.
C.4.4.3 Cleaning the foils
The penultimate task in post-run maintenance is to clean the plating foils. This consists of a simple,
yet thorough, DI rinse followed by a very complete drying with nitrogen. This can be done while
the pumps evacuate the plating tanks.
C.4.4.4 Cleaning the tanks
The final task in finishing off a robot run is the cleaning of the plating tanks. A thorough DI rinse
and subsequent nitrogen drying is generally sufficient. However, if any chemical contamination is
visible, particularly iron oxide, this should be addressed immediately after the run, to minimize the
potential of the contamination forming strong adhesion to the tank’s inner surface. Phosphoric acid
is very effective at removing iron oxide, while hydrochloric acid can remove other types of visible
ionic contamination (presumably metal salts).
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The tank walls should also be inspected for organic or particulate contamination. A dry Texwipe
can be used to test for the presence of these contaminants, and, with the proper solvent, can also be
an optimal method for removing the contaminants.
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APPENDIX D
OPERATING PROCEDURE FOR INDUCTOR LOSS CHARACTERIZATION
SYSTEM
D.1 Test Procedure
Before doing any testing, the following initial setup procedure must be followed:
1. Ensure that the function generator, RF amplifier, and oscilloscope are turned off.
2. Disconnect the function generator from the RF amplifier.
3. Turn the function generator on, and ensure that it is configured to output sine waves into a 50
Ω load, and that its amplitude is less than 0 dBm (632 mV peak-to-peak). Driving more than
0 dBm into the RF amplifier’s input will damage the equipment.
4. Connect the function generator’s output to the RF amplifier’s input, optionally including an
attenuator. Note that including an attenuator will allow the function generator to safely output
an accordingly higher voltage.
5. Turn on the oscilloscope.
6. Optional: connect the function generator’s sync output to an oscilloscope channel (or external
trigger input), and configure the oscilloscope to trigger off of that channel (or external trigger).
7. Ensure that the oscilloscope probes are properly connected to the motherboard, and (unless
function generator’s sync output is being utilized for triggering) configure the scope to trigger
off of one of the channels (preferably vout (t)).
8. Ensure that the RF amplifier’s output is connected to the drive input of the motherboard.
9. Ensure that the RF amplifier’s output is disabled.
10. Turn on the RF amplifier.
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To execute a single frequency sweep with a given DUT, follow the following procedure.
1. Ensure that the RF amplifier’s output is disabled.
2. Ensure that the DUT is soldered onto the motherboard.
3. Select and install the desired capacitance bank (daughter board), with the amplifier output
disabled
4. Connect the RF amplifier and oscilloscope probes to the motherboard.
5. If applicable, position the cooling jet so that it is blowing directly onto the DUT.
6. Estimate the approximate resonance frequency using Equation 103. Set the function genera-
tor’s frequency accordingly.
7. Set the function generator’s amplitude to the minimum desired value.
At each datapoint within the frequency sweep, the following procedure should be followed:
1. Ensure that the oscilloscope is configured correctly and connected to the test circuit.
2. Ensure that the RF amplifier output is enabled.
3. Adjust the amplitude on the function generator to the desired level.
4. Adjust the frequency on the function generator until the waveforms on the oscilloscope are
90 degrees out of phase, with vout (t) lagging vin (t). This is the point of apparent resonance.
5. Measure and record the amplitudes of vin (t) and vout (t).
6. If not at ideal resonance, measure the time delay between homologous zero crossings in the
two waveforms.
7. Record the frequency at which resonance was found and/or at which the measurements were
taken.
8. If desired, capture the waveform data for vin (t) and vout (t).
When testing is finished, the following steps should be taken:
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1. Set the function generator amplitude to the lowest value.
2. If applicable, turn off the cooling jet.
3. Turn off the RF amplifier.
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